PTO/SB/21 (08-00) Approved for use through 10/31/2002. OMB 0651-003 least type a plus sign (+) inside this box U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. **Application Number** 09/234,427 TRANSMITTAL **Filing Date** January 20, 1999 **FORM** First Named Inventor Amos Intrater et al. (to be used for all correspondence after initial filing) 2183 Group Art Unit **Examiner Name** D. Pan Total Number of Pages in This Submission Attorney Docket Number 100-14299 (P01469-R1) ENCLOSURES (Check all that apply) After Allowance Communication to Group Assignment Papers Fee Transmittal Form (in duplicate) (for an Application) Appeal Communication to Board of Fee Attached (check for \$130) ☐ Drawing(s) Appeals and Interferences Appeal Communication to Group (Appeal Amendment/Response Licensing-related Papers Notice, Brief, Reply Brief) Petition Routing Slip (PTO/SB/69) After Final (Response) Proprietary Information and Accompanying Petition Petition to Convert to a Affidavits/declaration(s) ☐ Status Inquiry **Provisional Application** Power of Attorney, Revocation Other Enclosure(s) Extension of Time Request Change of Correspondence Address (please identify below): Return Receipt Postcard Terminal Disclaimer Certificate of Mailing Express Abandonment Request Request for Refund Petition Requesting Waiver of the Signature Requirement of the Non-Information Disclosure Statement Signing Inventor in a Reissue Application, and Submission of the Supplemental Declarations of the Remaining Inventors (with Exhibits A-E) CD, Number of CD(s) Declaration of Mark C. Pickering (with Exhibits 1-2) Declaration of Robin L. King (with Exhibits 1-13) Please charge any necessary fees or credit overpayment to ☐ Certified Copy of Priority Document(s) Deposit Account No. 502305. A duplicate copy of this transmittal Remarks is attached for this purpose. Response to Missing Parts/ Incomplete Application Response to Missing Parts under 37 CFR 1.52 or 1.53 SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Firm

Mark C. Pickering, Reg. No. 36,239

August 25, 2003

#### CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first <u>class mail in an envelope</u> addressed to: Mail Stop Petition, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on this date: August 25, 2003

Typed or printed name

Individual name

Signature

Date

Robin L. King

Signature

Kend

Date

August 25, 2003

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be send to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

RECEIVED

### FEE TRANSMITTAL

For FY 2003

AUG 2 7 2003 PAL AMOUNT OF PAYMENT

\$130

Complete if Known			
Application Number	09/234,427		
Filing Date	January 20, 1999		
First Named Inventor	Amos Intrater et al.		
Examiner Name	D. Pan		
Group Art Unit	2183		
Attorney Document No.	100-14299 (P01469-R1)		

METHOD OF PAYMENT (check one)	FEE CALCULATION (continued)					
1.   The Commissioner is hereby authorized to charge any fees or credit	3. Additional Fees					
any overpayment under 37 CFR 1.16 and 1.17 which may be required	Large Entity Small Entity					
by this paper to Deposit Account No. 502305	Fee Code Fee					
LAW OFFICES OF MARK C. PICKERING	Code l'ee					
Applicant claims small entity status. See 37 CEP 1 27	1051 130 2051 65 Surcharge - late filing fee or oath	_				
☐ Applicant claims small entity status. See 37 CFR 1.27.  2. ☒ Payment Enclosed:	1052 50 2052 25 Surcharge - late provisional filing fee or					
	cover sheet					
FEE CALCULATION	1053 130 1053 130 Non-English specification					
1. BASIC FILING FEE	1812 2520 1812 2520 For filing a request for ex parte					
LARGE ENTITY SMALL ENTITY	reexamination 1804 920 1804 920 Requesting publication of SIR prior to Examiner action	$\exists$				
Fee Fee Fee Fee Code (\$) Code (\$) Fee Description Fee Paid	1805 1840 1805 1840 Requesting publication of SIR after Examiner action					
1001 750 2001 375 Utility	1251 110 2251 55 Extension for reply within first month					
1002 330 2002 260 Design	1252 410 2252 205 Extension for reply within second month					
1003 520 2003 255 Plant	1253 930 2253 465 Extension for reply within third month					
1004 750 2004 375 Reissue	1254 1450 2254 725 Extension for reply within fourth month					
1005 160 2005 80 Provisional	1255 1970 2255 985 Extension for reply within fifth month					
SUBTOTAL (1)   0	1401 320 2401 160 Notice of Appeal					
2. Extra Claim Fees FOR UTILITY AND REISSUE	1402 320 2402 160 Filing a brief in support of an appeal					
Extra Fee from Claims below Fee Paid	1403 280 2403 140 Request for oral hearing					
Total Claims 13 - 41 ** = 0 x 18 = \$ 0	1451 1510 1451 1510 Petition to institute a public use proceeding					
Independent 7 - 8 = 0 x 84 = \$ 0	1452 110 2452 55 Petition to revive-unavoidable					
Multiple Dep. * = \$ 0	1453 1300 2453 650 Petition to revive-unintentional					
** or number previously paid, if greater; for Reissues, see below:	1501 1300 2501 650 Utility issue fee (or reissue)					
Large Entity Small Entity	1502 470 2502 235 Design issue fee					
Fee Fee Code Fee (\$) Fee Description	1503 630 2503 315 Plant issue fee					
Code (\$) 1202 18 2202 9 Claim in excess of 20	1460 130 1460 130 Petitions to the Commissioner 13	<u></u>				
1201 84 2201 42 Independent claims in excess of 3	1807 50 1807 50 Processing fee under 37 CFR 1.17(q)	<u> </u>				
1203 280 2203 140 Multiple dependent claim, if not paid	1806 180 1806 180 Submission of Information Disclosure Strnt	$\neg$				
1204 84 2204 42 ** Reissue ind. claims over original patent	8021 40 8021 40 Recording each patent assignment per property (times number of properties)					
1205 18 2205 9 ** Reissue claims in excess of 20 and over original patent	1809 750 2809 375 Filing a submission after final rejection (37 CFR 1.129(a))					
	1810 750 2810 375 For each additional invention be examined (37 CFR 1.129(b)					
	1801 750 2801 375 Request for Continued Examination (RCE)					
	1802 900 1802 900 Request for expedited examination of a design application					
SUBTOTAL (2) \$0	*Reduced by Basic Filing Fee Paid SUBTOTAL (3) \$130					
SUBM	ITTED BY					
Law Offices of Mark C. Pickering	8-75-02					
P.O. Box 300	Date: 8-25-03					
Petaluma, CA 94953-0300	A, $A$ , $A$ , $A$					
Telephone: (707) 762-5583	1 Mart 1 / 1					
Facsimile: (707) 762-5504	By: Work C. Biologina Par No. 26 220					
Customer No. 33402	Mark C. Pickering, Reg. No. 36,239					

RECEIVED

AUG 2 8 2003

OFFICE OF PETITIONS





**PATENT** 

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Reissue Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL PROCESSOR/GENERAL PURPOSE CPU

WITH SHARED INTERNAL MEMORY

Group Art Unit: 2183

Examiner: D. Pan

PETITION REQUESTING WAIVER OF THE SIGNATURE REQUIREMENT OF THE NON-SIGNING INVENTOR IN A REISSUE APPLICATION, AND SUBMISSION OF THE

SUPPLEMENTAL DECLARATIONS OF THE

**REMAINING INVENTORS** 

Commissioner for Patents Mail Stop Petitions P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

In accordance with MPEP §1414.01, applicants hereby file supplemental declarations for the above-identified reissue application that have been signed by five of the six inventors, and a petition under 37 CFR §1.183 to request a waiver of the signature requirement of the non-signing inventor.

The present reissue application includes six inventors: Amos Intrater, Gideon Intrater, Moshe Doron, Lev Epstein, Maurice Valentaten, and Israel Griess. All of the inventors except for Maurice Valentaten have signed a supplemental declaration. A copy of the signed supplemental declaration of Amos Intrater is attached as Exhibit A, and a copy of the signed supplemental declaration of Gideon Intrater is attached as Exhibit B. In addition, a copy of the signed supplemental declaration of Moshe Doron is attached as Exhibit C, a copy of the signed supplemental declaration of Lev Epstein is attached as Exhibit D, and a copy of the signed supplemental declaration of Israel Griess is attached as Exhibit E.

PETITION REQUESTING WAIVER OF THE SIGNATURE REQUIREMENT OF THE NON-SIGNING INVENTOR, AND SUBMISSION OF SUPPLEMENTAL DECLARATIONS

Atty. Docket No.: 100-14299 (P01469-R1)

RECEIVED

AUG 2 8 2003

The present petition requests a waiver of the signature requirement of Maurice Valentaten, an inventor who can not be reached. Applicants have attempted to reach Mr. Valentaten via registered mail to his last known address, via internet searches, and through the other co-inventors. A declaration of Mark C. Pickering is attached as Exhibit F and a declaration of Robin L. King is attached as Exhibit G to further set forth the facts associated with the attempt to reach Mr. Valentaten.

The petition fee set forth in 37 CFR §1.17(h) is also attached to this petition. A copy of this petition is included with the response to the outstanding office action that requires the supplemental declaration.

Respectfully Submitted,

Dated: 8-25-03

Mark C. Pickering

Registration No. 36,239

Attorney for Assignee

P.O. Box 300

Petaluma, CA 94953-0300

Direct Dial Telephone No. (707) 762-5583

Telephone: (707) 762-5500 Facsimile: (707) 762-5504

Customer No. 33402

#### **EXHIBIT A**

#### **EXHIBIT B**

#### **EXHIBIT C**

#### **EXHIBIT D**

09/234,427 PATENT

#### **EXHIBIT E**

09/234,427 PATENT

#### **EXHIBIT F**

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Reissue Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL

PROCESSOR/GENERAL PURPOSE CPU WITH SHARED INTERNAL MEMORY Group Art Unit: 2183

Examiner: D. Pan

DECLARATION OF MARK C. PICKERING IN SUPPORT OF PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE NON-

SIGNING INVENTOR

Commissioner for Patents Mail Stop Petitions P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

#### I, Mark C. Pickering, hereby state:

- 1. The last known address of Maurice Valentaten of which I am aware is listed on the original Reissue Declaration, which is Mr. Maurice Valentaten, Kurt Huber Ring 3, 82256 Fuerstenfeldbruck, Germany.
- 2. On June 3, 2003, I conducted a Google search for Maurice Valentaten and obtained one result, which is an article entitled "National Semiconductor Announces First Implementazione Embedded of Javos" from October 1996 which mentions his name. A copy of the search and article are attached as Exhibit 1.

DECLARATION OF MARK C. PICKERING IN SUPPORT OF THE PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE NON-SIGNING INVENTOR Atty. Docket No.: 100-14299 (P01469-R1) 09/234,427 PATENT

3. The co-inventors which signed the declaration did not provide any contact information for Mr. Valentaten. A copy of an e-mail string with relevant portions highlighted is attached as Exhibit 2.

Dated: 8-25-03

Mark C. Pickering Registration No. 36,239 Attorney for Assignee

P.O. Box 300

Petaluma, CA 94953-0300

Direct Dial Telephone No. (707) 762-5583

Telephone: (707) 762-5500 Facsimile: (707) 762-5504

Customer No. 33402

DECLARATION OF MARK C. PICKERING IN SUPPORT OF THE PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE NON-SIGNING INVENTOR

09/234,427 PATENT

#### **EXHIBIT G**

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Reissue Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL PROCESSOR/GENERAL PURPOSE CPU WITH SHARED INTERNAL MEMORY

Group Art Unit: 2183

Examiner: D. Pan

DECLARATION OF ROBIN L. KING IN SUPPORT OF THE PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE

NON-SIGNING INVENTOR

Commissioner for Patents Mail Stop Petitions P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

- I, Robin L. King, hereby state:
- 1. I am an employee of the Law Office of Mark C. Pickering;
- 2. On June 3, 2003, I mailed a package addressed to Mr. Maurice Valentaten, Kurt Huber Ring 3, 82256 Fuerstenfeldbruck, Germany. The package was sent to Mr. Valentaten by Registered Mail, with Restricted Delivery and Return Receipt. Attached as Exhibit 1 is a copy of the postal receipt showing that a package was sent to Mr. Valentaten by Registered Mail, with Restricted Delivery and Return Receipt, on June 3, 2003.
- 3. The package included a letter addressed to Mr. Maurice Valentaten, Kurt Huber Ring 3, 82256 Fuerstenfeldbruck, Germany. The letter, a copy of which is attached as

DECLARATION OF ROBIN L. KING IN SUPPORT OF THE PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE NON-SIGNING INVENTOR Atty. Docket No.: 100-14299

(P01469-R1)

Exhibit 2, included a copy of the Supplemental Declaration, a copy of which is attached as Exhibit 3, along with an overview of the need for the Supplemental Declaration.

4. The letter also included nine items from the reissue prosecution as attachments. The nine items include the Office Action dated June 19, 2001, a copy of which is attached as Exhibit 4, the Response dated October 19, 2001, a copy of which is attached as Exhibit 5, and the Office Action dated March 27, 2002, including interview summaries for March 29, 2002, and March 20, 2002, a copy of which is attached as Exhibit 6.

The nine items additionally include the Office Action dated May 31, 2002, a copy of which is attached as Exhibit 7, Appendix A which was mistakenly listed as prior art, a copy of which is attached as Exhibit 8, and the Response dated August 28, 2002, a copy of which is attached as Exhibit 9. The nine items further include the Statement Under 37 CFR 3.73(b), a copy of which is attached as Exhibit 10, the Request to Enter Supplement Amendment dated January 29, 2003, a copy of which is attached as Exhibit 11, the Office Action dated February 5, 2003, a copy of which is attached as Exhibit 12.

5. On June 23, 2003, the package which was mailed on June 3, 2003 was returned as undeliverable. A copy of the front of the package is attached as Exhibit 13.

DECLARATION OF ROBIN L. KING
IN SUPPORT OF THE PETITION TO
WAIVE THE SIGNATURE REQUIREMENT
OF THE NON-SIGNING INVENTOR

Atty. Docket No.: 100-14299 (P01469-R1)

6. On June 17, 2003, I conducted a Yahoo! People Search for Maurice Valentaten and obtained no results. A copy of the search is attached as Exhibit 14.

Dated: August 25, 2003 By: Walin J. Robin L. King

P.O. Box 300

Petaluma, CA 94953-0300 Telephone: (707) 762-5500 Facsimile: (707) 762-5504

Customer No. 33402

DECLARATION OF ROBIN L. KING IN SUPPORT OF THE PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE NON-SIGNING INVENTOR

Atty. Docket No.: 100-14299

(P01469-R1)

#### **EXHIBIT 1**



Web - Images - Groups - Directory - News - Searched the web for maurice valentaten. Results 1 - 1 of 1. Search took 0.20 seconds.

Tip: In most browsers you can just hit the return key instead of clicking on the search button.

BETA NEWS - [Translate this page]

... di sviluppare rapidamente soluzioni a costo contenuto e di battere nel tempo i loro concorrenti sul mercato," ha affermato **Maurice Valentaten**, manager delle ... www.beta.it/beta/bs019598/0696/b696nw16.htm - 8k - <u>Cached</u> - <u>Similar pages</u>

maurice valentaten	Google Search	Search within results

Dissatisfied with your search results? Help us improve.

Google Home - - Business Solutions - Services & Tools - Jobs, Press, & Help

©2003 Google



This page has been <u>automatically translated</u> from Italian. <u>View Original Web Page</u> ▼ Printable Version

■ Back to Results



**ETA** 

## NATIONAL SEMICONDUCTOR ANNOUNCES FIRST IMPLEMENTAZIONE EMBEDDED OF JAVAOS

Milan, 17 October '96 - National Semiconductor has recently announced the first implementazione embedded of JavaOS(TM) di Sun Microsystems on card of appraisal NS486SXF of National.

This is most recent than one announcement series for version 486 embedded of National: the optimal platform for computer in net, browser Web, set top box and other equipment tied to Internet. X86 is the only architecture of CPU that are leaned completely to the installed base of driver software, chip peripheral, stack of communication and net protocol and arranges operated to you in real time. JavaOS offers architecture transparency is to the final customer who to the system planner. The X86 architecture has the widest band than performances of whichever processore to 32-bit, allowing a wide range of system realizations. A code based on X86 uses little memory intrinsically than an equivalent code based on RISC with the result that in a final system little physical memory is demanded for the same application. The most popular E' also and more wide supported architecture of the industry. "We are enthusiastic in seeing Java to catch up new a wide group of planners of systems embedded through the implementazione of JavaOS from part of National Semiconductor", has declared Jim Mitchell, Sun Fellow and vice president for the technology and the architecture in JavaSoft. "we expect to see to become Java one characteristic ubiqua of every architecture and the job of National Semiconductor will concur to the attainment of this goal." Joe Salvador, marketing manager, have asserted "solution 486 highly integrated of National are the perfect platform hardware for customers to the search of Java systems to low cost. Our customers do not want to preoccuparsi which CPU comes used and National integrating peripheral around to nucleus 486, it is in a position to also supplying the solution to a competitive cost conserving the benefits of the X86 compatibility."

NS486 of National Semiconductor is the only system to single chip of the industry based on the 486. Integral Ns486sxf-25 486 to 25MHz, a controller for DRAM, a controller for PCMCIA, a bus of expansion ISA, a door parallel ECP, a controller for LCD, a controller of DMA, a UART 16550 with support to infrared IRDA, a clock in real time, of the controller of interrupt, timer and the other elements of compatible service of system PC.

"It becomes possible to prototipizzare finishes them for Web simply browsing adding one card VGA, a monitor and a modem to ours kit of appraisal for 486. This truly represents the more economic solution to ready delivery that allows our customers to develop solutions to contained cost quickly and to strike in the time concurrent theirs on the market, "has asserted Maurice Valentaten, manager of the applications hardware for NS486.

In adding to the porting of Java created from Sun and National, other solutions of Web browsing are in course of demonstration from part of one series of partner and customers third party of National. QNX has introduced the last spring browser a Web with the kit of appraisal

NS486 of National based on just arranges operating Neutrino and on Photon GUI E' be introduced, moreover, the version improved of browser Web, Spyglass, in function on the card of National to the Conference for Sistemi Embedded. NS486SXF of National Semiconductor is first microprocessore 486 to 32-bit planned from zero from National and optimized for the applications embedded. NSF486SFX works to 25MHz and is supplied in a container PQFP to 160 pin. Making lever on its forces of producer of excellence of dispositi to you peripheral of I/O for PC, National he has been able to integrate a wide variety of essential elements of system, included two protect Timer compatible PC and an ulterior one timer of watchdog, a controller of DRAM to high performances, clock in real time with backup battery and of the controller of interrupt programmabili, therefore to create a true system on single chip.

They have been peripheral ulterior additions like of controller for PCMCIA and the screen to LCD, a UART NS16550 with IrDA support for the communication to infrared, one door improved parallel and one logical of selection of the chip. A wide variety of dispositi peripheral compatible ISA to you is directly connected to the unit of interface with the NS486SXF bus becoming simpler the system plan and diminishing the cost total of system.

National Semiconductor Corporation supplies technologies for the transfer and the transformation of the information. The society is focalizzanta on four strategic markets: Communications, Arrange Personal, Industriale and Consumer. National Semiconductor, that it has center to Clara Saint in California, employs 19,000 persons all over the world. In fiscal year 1996, the society has brought back a turnover of 2.0 billions of dollars. Greater information on the society and the products are available on the World Wide Web of the society

For greater information: <a href="http://www.national.com">http://www.national.com</a>

It returns to Highly summarized BETA NEWS

ETA Sommario Informazioni Redazione rowser

Copyright © BETA. Tutti i diritti riservati

#### **EXHIBIT 2**

#### **Robin King**

From: Mark Pickering [mark@mcpickering.com]

Sent: Monday, June 23, 2003 9:16 AM

To: 'Moshe Doron'

Cc: 'robin'

Subject: RE: Reissue Patent Application for National Semiconductor

Dear Mr. Doran:

Thank you for helping us out.

Sincerely, Mark

----Original Message-----

From: Moshe Doron [mailto:ittaid@012.net.il]

Sent: Sunday, June 22, 2003 8:21 AM

To: mark@mcpickering.com

Subject: Re: Reissue Patent Application for National Semiconductor

Dear Mr. Pickering,

I have send you the signed Declaration today via Air mail.

I hope it will do.

Regards,

Moshe .

Moshe Doron

M: +972-55-990037 H: +972-9-7748707 Email: <u>ittaid@012.net.il</u>

---- Original Message -----

From: Lev Epstein

To: Moshe Doron (E-mail)

Cc: Mark Pickering; gideon@intrater.net Sent: Wednesday, June 18, 2003 09:50

Subject: FW: Reissue Patent Application for National Semiconductor

Moshe,

Forwarding you the documents.

Please follow Mark's instructions in the bottom of this email. I.e. sign the declaration and fax and send a hard copy to Mark.

I do not have Maurice contact info.

Regards, Lev

email: Lev.Epstein@siliconds.com

phone: +972-2-5418444 direct: +972-2-5418403 fax: +972-2-5418445 cell: +972-67-707033

The information in this email, including attachments, is CONFIDENTIAL, and is provided only to each addressee. If you are not such an addressee, or an agent or employee responsible for delivering this email to such addressee: you have received this email in error; please immediately notify the sender by replying to this email; delete this email; and any use, dissemination, distribution, disclosure or copying of this email or information contained herein, in whole or in part, is strictly prohibited.

----Original Message----

From: Mark Pickering [mailto:mark@mcpickering.com]

**Sent:** Wed 18 June 2003 0:10

To: gideon@intrater.net; amosi@cisco.com; moshe.doron@exlibris.co.il; lev@SiliconDS.com;

israelg@mysticom.com

Cc: 'robin'

Subject: RE: Reissue Patent Application for National Semiconductor

Hi Guys:

We have not yet heard anything from Moshe, but are unclear if he has received the emails (the e-mails have not been bounced as undeliverable). As a result, the patent office procedures require me to send the supplemental declaration to his last know address. The last known address that we have for Moshe is:

Moshe Doron 7 Hashachar Street Raanana 43564 Israel

If anyone has a more recent address for Moshe, would you please let me know.

In addition, for completeness sake, in addition to canceling some of the claims that we submitted in the reissue application and correcting the erroneous listing of the appendix as prior art, we also converted allowed dependent claims 18, 27, and 36 into independent format. This conversion did not change the scope of the originally filed dependent claims that were converted into independent format. We have attached a copy of the Supplemental Amendment that was filed (which includes the text of the original amendment), and the 3.73(b) statement of ownership that was also filed.

Thanks again for your help with this.

Best regards,

Mark Pickering

----Original Message-----

From: Mark Pickering [mailto:mark@mcpickering.com]

**Sent:** Tuesday, June 03, 2003 2:28 PM

To: 'gideon@intrater.net'; 'amosi@cisco.com'; 'moshe.doron@exlibris.co.il';

'lev@SiliconDS.com'; 'israelg@mysticom.com'

Cc: 'robin'

Subject: RE: Reissue Patent Application for National Semiconductor

Dear Moshe and Israel:

Please let us know if you have dropped your supplemental declarations in the mail to us. We have received signed copies from Amos, Gideon, and Lev.

Thanks for your assistance with this.

Sincerely,

Mark Pickering

----Original Message----

From: Mark Pickering [mailto:mark@mcpickering.com]

Sent: Tuesday, May 20, 2003 12:37 PM

To: 'gideon@intrater.net'; 'amosi@cisco.com'; 'moshe.doron@exlibris.co.il';

'lev@SiliconDS.com'; 'israelg@mysticom.com'

Cc: 'robin'

Subject: Reissue Patent Application for National Semiconductor

Dear Gideon, Amos, Moshe, Lev, and Israel:

We are just about to complete the reissue patent application for U.S. Patent No. 5,630,153 that we began several years ago. The last remaining step is to file a supplemental declaration. The supplemental declaration was necessitated because we cancelled some of the claims that we submitted in the reissue application, and corrected an error where the appendix that was submitted with the original patent application was mistakenly listed as prior art.

Please print off the attached supplemental declaration, sign and date it, and return it to me. If you can, please fax it to me and send the original to:

Law Offices of Mark Pickering P.O. Box 300 Petaluma, CA 94953

Does anyone know how to get in touch with Maurice Valentaten?

Thanks very much for your help with this. If you have any questions, please let me know.

Best regards,

Mark Pickering 707-762-5583 707-762-5504 (fax)

#### **EXHIBIT 1**

1		98.1311425 (m6118	THE BOY		
8 .	Reg	. Fee \$	196		
	Cha		C 30 Z 3		
	Post	til (a) Delivery 47 50	03/20042		
	Rece	eived by	Donnette Insurate up to \$25,000 is included in the fee.		
8		tomer Must Declare Value \$ With Postal Insurance Without Postal	International Indemnity is limited. (See Reverse).		
By Customer Print) Ballpoint or Typed	FROM	Mark C. Picker	ing		
1 By Cus Print) Ballpoin		P.O. Roy 200	Mark C. Pickering		
To Be Completed By Customer (Please Print) All Entries Must Be in Ballpoint or T		Petaluma CA 9	4953-0300		
	Mr. Maurice Valentaten				
	2	Kurt Huber Rir	93		
٠ ﴿	Ļ	82256 Fuerstent	eldbruck		
		GERMANY			
PS Form June 200		06, Receipt for Reg/stered M	ail Copy - Cusiomer (See Information on Reverse)		

(See Information on Reverse) for delivery information, visit our website at www.usps.com®

# Petaluma Main Post Office Petaluma, California 949523026

06/03/2003	(800)2	75-8777	04:36:18 PM
Product Description	- Sales Sale Qty	Receipt - Unit Price	Final Price
Germany - Let Air Restricted Return Rece Registered Insured Va Article Va Label Seri	Delivery ipt lue : lue :	y RB1109856	\$11.00 \$3.50 \$1.75 \$7.50 \$0.00 \$0.00 56US ========= \$23.75
Total: Paid by: Cash			\$23.75 \$30.00
Change Due:		·	-\$6.25

Bill#: 1000500953491 Clerk: 12

Refunds only per DMM P014 - Thank you for your business -Customer Copy

#### **EXHIBIT 2**

#### Law Offices of Mark C. Pickering

30 Fifth Street, Suite 200, Petaluma, CA 94952 Mailing Address: P.O. Box 300, Petaluma, CA 94953 Phone: 707.762.5500, Fax: 707.762.5504, E-mail: mark@mcpickering.com

#### VIA REGISTERED MAIL/RETURN RECEIPT RESTRICTED DELIVERY

June 3, 2003

Mr. Maurice Valentaten Kurt Huber Ring 3 82256 Fuerstenfeldbruck, GERMANY

Re:

U.S. Reissue Patent Application No. 09/234,427

For INTEGRATED DIGITAL SIGNAL PROCESSOR/GENERAL

PURPOSE CPU WITH SHARED INTERNAL MEMORY

NSC File: P01469-R1 Our File: 100-14299

#### Dear Maurice:

We are about to complete the reissue patent application (Serial No. 09/234,427) for U.S. Patent No. 5,630,153 that we began several years ago. The last remaining step is to file a Supplemental Declaration. The Supplemental Declaration is necessitated because we cancelled some of the claims that we submitted in the reissue application, and corrected an error where the appendix that was submitted with the original patent application was mistakenly listed as prior art.

Enclosed please find a copy of the Supplemental Declaration. Please review the Supplemental Declaration and, if you agree, sign and date the Supplemental Declaration. Once signed and dated, please return the Supplemental Declaration to me in the enclosed prepaid, self-addressed Federal Express International envelope. (We would greatly appreciate it if you would be able to fax a copy to us at 707-762-5504 before you return it.)

We have also enclosed copies of the following items from the reissue prosecution for your review:

- (1) Office Action dated June 19, 2001;
- (2) Our response dated October 19, 2001;
- Office Action dated March 27, 2002 including interview summaries for March 29, 2002, and March 20, 2002;
- (4) Office Action dated May 31, 2002;
- (5) Copy of Appendix A which was mistakenly listed as prior art;
- (6) Our response dated August 28, 2002;
- (7) Statement under 37 CFR 3.73(b);
- (8) Our Request to Enter Supplemental Amendment dated January 29, 2003; and
- (9) Office Action dated February 5, 2003.

Mr. Maurice Valentaten NSC File: P01469-R1 Our File: 100-14299

Page 2

We have not yet received a copy of the Office Action requiring the Supplemental Declaration. However, we have spoken with Examiner Daniel Pan and Special Program Examiner Laufer who have both indicated that this requirement is forthcoming.

Thanks very much for your help with this. If you have any questions, please let me know.

Very truly yours,

Mark C. Pickering

MCP/rlk Enclosures

cc: Mr Allen R. Tremain (w/o encs.)
Ms. Karen Metz (w/o encs.)

09/234,427 PATENT

#### **EXHIBIT 3**

Please type a plus sign (+) inside this box ——

PTO/SB/51S (02-01)

Approved for use through 01/31/2004. OMB 0651-0033
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

# SUPPLEMENTAL DECLARATION FOR REISSUE PATENT APPLICATION TO CORRECT "ERRORS" STATEMENT (37 CFR 1.175)

Attorney Docket Number	100-14299 (P01469-RL)			
First Named Inventor	Amos Intrater et al.			
COMPLETE				
Application Number	09 / 234,427			
Filing Date	01-20-99			
Group Art Unit	2183			
Examiner Name	D.H. Pan			

#### I/We hereby declare that:

Every error in the patent which was corrected in the present reissue application, and which is not covered by the prior oath(s) and/or declaration(s) submitted in this application, arose without any deceptive intention on the part of the applicant.

I/We hereby declare that all statements made herein of my/our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Name of Sole or First Inventor:	A petition has been filed for this unsigned inventor			
Given Name (first and middle [if any])	Family Name or Surname			
AMOS	INTRATER			
Inventor's Signature		Date		
Name of Second Inventor:	A petition has been filed for this unsigned inve	ntor		
Given Name (first and middle [if any])	Family Name or Surname			
GIDEON	INTRATER			
Inventor's Signature		Date		
Name of Third Inventor:	A petition has been filed for this unsigned inv	entor		
Given Name (first and middle [if any])	Family Name or Surname			
MOSHE	DORON			
Inventor's Signature		Date		
Name of Fourth Inventor:	A petition has been filed for this unsigned inv	/entor		
Given Name (first and middle [if any]) Family Name or Surnam				
LEV	EPSTEIN			
Inventor's Signature		Date		
X Additional inventors are being named on the 1 supple	emental Additional Inventor(s) sheet(s) PTO/SR/02A attached hereto			

I inventors are being named on the \_\_\_\_supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto.

[Page 1 of 2]

Burden Hour Statement: This form is estimated to take 0.03 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Under the Paperwork Reduction Act of 1995, no persons are	required to	U.S. Pate	Approved for use nt and Trademark Office; L	through 04/3	PTO/SB/02A (05-03) 0/2003. OMB 0651-0032 MENT OF COMMERCE
DECLARATION	required to	ADDITION Supplementa	AL INVENTOR(S)		id OMB control number.
Nome of Additional Land	· · · · ·				
Name of Additional Joint Inventor, if any:		A petition	on has been filed for this	s unsigned i	nventor
Given Name (first and middle (if any)		Family Name	or Surname		
MAURICE		VA	LENTATEN		
Inventor's Signature				Date	
Residence: City	State	C	ountry	Citizenshi	D
Mailing Address					
Mailing Address	<del></del> -				
City	State	9	Zip	Causas	
Name of Additional Joint Inventor, if any:			n has been filed for this	Country unsigned in	
Given Name (first and middle (if any)		Family Name or Surname			
ISRAEL		GREISS			
Inventor's Signature					
Residence: City	State	<u> </u>	Country		Citizenship
Mailing Address					
Mailing Address					
City	State	e Zip		Country	
Name of Additional Joint Inventor, if any:		A petition	has been filed for this u		/entor
Given Name (first and middle (if any)		Family Name or Surname			
			- Commy Hamile of G		
Inventor's Signature		Date			
Residence: City State		Country		Citizenship	
Mailing Address					
Mailing Address					
Dity	State		7:-		
	1 Viale		Zip	Country	1

This collection of information is required by 35 U.S.C. 115 and 37 CFR 1.63. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 21 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

#### **EXHIBIT 4**



#### UNITED STATES DEPARTMENT OF COMMER **Patent and Trademark Office**

COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. 09/234,427 01/20/99 INTRATER N503-8400 **EXAMINER** TM02/0619 MARK C PICKERING LIMBACH & LIMBACH ART UNIT PAPER NUMBER 2001 FERRY BUILDING SAN FRANCISCO CA 94:11 9183 **DATE MAILED:** 

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Tradema

06/19/0:

RECEIVED

PILLSBURY WINTHROP LLP/SF

#### Office Action Summary

Application No. 09/234,427

Applicant(s)

Intrater et al.

Examiner

Pan

Art Unit 2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address RECEIV Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE three MONTH(S) FROM JUL 0 9 2001 THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed PILLSBURY WINTHROP LL after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for repty is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). 2a) This action is FINAL. 2b) X This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quay 335 C.D. 11; 453 O.G. 213. **Disposition of Claims** 4) X Claim(s) 2-8 and 11-44 is/are pending in the applica 4a) Of the above, claim(s) 1,9,10 (canceled claims) is/are withdrawn from considera 5) X Claim(s) 2-8 and 37-39 is/are allowed. 6) 💢 Claim(s) <u>1-17, 19-26, 28-35, 37, 38, and 40-44</u> is/are rejected. 7) X Claim(s) 18, 27, and 36 is/are objected to. 8) Claims are subject to restriction and/or election require **Application Papers** 9) The specification is objected to by the Examiner. is/are objected to by the Examiner. 10) The drawing(s) filed on 11) The proposed drawing correction filed on \_\_\_\_\_\_ is: a pproved b) disapproved. CL# 7.2219 12) The oath or declaration is objected to by the Examiner. MIN 274861 ATTY(S) MCP DUE: Priority under 35 U.S.C. § 119 13) ☐ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d). DKT BY (1). a) All b) Some\* c) None of: 1.  $\square$  Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. 
Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). \*See the attached detailed Office action for a list of the certified copies not received. 14) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e). Attachment(s) 15) X Notice of References Cited (PTO-892) 18) X Interview Summary (PTO-413) Paper No(s). <u>nerewith</u> 16) Notice of Draftsperson's Patent Drawing Review (PTO-948) 19) Notice of Informal Patent Application (PTO-152) 17) Information Disclosure Statement(s) (PTO-1449) Paper No(s): \_\_\_ 20) Other:

Application/Control Number: 09/234,427

Art Unit: 2183

- 1. Claim 2-8,11-44 are presented for examination. Claims 1,9,10 have been canceled. S.N. 08/317,783 is the application number for the surrendered patent 5,630,153.
- 2. Claims 11,20,29 are rejected under 35 U.S.C. 251 as being an improper recapture of broadened claimed subject matter surrendered in the application for the patent upon which the present reissue is based. See *Hester Industries, Inc.* v. Stein, Inc., 142 F.3d 1472, 46 USPQ2d 1641 (Fed. Cir. 1998); In re Clement, 131 F.3d 1464, 45 USPQ2d 1161 (Fed. Cir. 1997); Ball Corp. v. United States, 729 F.2d 1429, 1436, 221 USPQ 289, 295 (Fed. Cir. 1984). A broadening aspect is present in the reissue which was not present in the application for patent. The record of the application for the patent shows that the broadening aspect (in the reissue) relates to subject matter that applicant previously surrendered during the prosecution of the application. Accordingly, the narrow scope of the claims in the patent was not an error within the meaning of 35 U.S.C. 251, and the broader scope surrendered in the application for the patent cannot be recaptured by the filing of the present reissue application.
- 3. As to reissue claims 11,20, applicant indicated in Paper #34 that claim 28 (claim 27 by applicant and corrected by Examiner as claim 28 in Paper 34, now claim 7 in the patent) included the combined features of canceled claim 5 which had previously been rejected under "103" as unpatentable over Davis et al. (4,991,169) in view of Doornink et al. (5,185,599), and claim 6 objected, respectively, as set forth in Paragraphs V and X in Paper #31. The limitations of canceled claims 5,6 which were recited in the newly presented claim 28 in Paper #34 was used to

Art Unit: 2183

obviate the rejection. The feature of the first bus (reissue claim 11, line 2) is the broadening feature of "shared internal bus" (Patent claim 7, paragraph c), and "a memory connected to the first bus" (reissue claim 11, line 3) is the broadening feature of "a shared internal memory array connected to the shared internal bus" (patent claim 7, paragraph d).

#### 4. The omitted features are:

a) the selection of the sequence of DSP instructions for execution by the digital signal execution unit from set of DSP instructions and that perform general purpose processing tasks by executing the general purpose instructions (see claim 7, line 14);

b)transferring both data and instructions and to which both the digital signal execution unit and the general purpose processor are connected (claim 7, lines 16-18);

c)shared memory array accessible by the digital signal execution unit via the internal input and output port for transferring operand utilizable by digital signal execution unit between the shared internal memory array and the digital execution unit the shared internal bus and such that the shared internal memory is accessible by general purpose processor via the internal input and output port for transferring the general purpose instructions and the selected data between the shared internal memory and the general purpose processor on the internal bus (See claim 7, lines 21-33);

c)the shared interface unit recited in claim 7, lines 34-44).

5. Although the reissue claim 11 presented additional feature of starting execution of an instruction in response to the general purpose processor loading information into a register (see

Application/Control Number: 09/234,427

Art Unit: 2183

Page 4

reissue claim 11, line 8-10, see also identification of the instruction in claim 20, last line), these features are not related to the prior art rejection and not related to the subject matter surrendered in the original application. Therefore, impermissible recapture of the subject matter exist.

- 6. As to claim 29, applicant indicated in Paper #34 that claim 29 (claim 28 by applicant and corrected by Examiner as claim 29 in Paper 34, now claim 9 in the patent) included a the combined features of canceled claim 5 which had previously been rejected under "103" as unpatentable over Davis et al. (4,991,169) in view of Doornink et al. (5,185,599), and claim 20 objected, respectively, as set forth in Paragraphs V and X in Paper #31. The limitations of canceled claims 5,20 which were recited in the newly presented claim 29 in Paper #34 was used to obviate the rejection. The feature of the first bus (reissue claim 29, line 2) is the broadening feature of "shared internal bu" (Patent claim 9, paragraph c), and "a memory connected to the first bus" (reissue claim 29, line 3) is the broadening feature of "a shared internal memory array connected to the shared internal bus" (patent claim 29, paragraph d).
- 7. The omitted features are:
- a) the selection of the sequence of DSP instructions for execution by the digital signal execution unit from set of DSP instructions and that perform general purpose processing tasks by executing the general purpose instructions (see patent claim 9, paragraph b);
- b)transferring both data and instructions and to which both the digital signal execution unit and the general purpose processor are connected (claim 9, paragraph c);

Application/Control Number: 09/234,427

Art Unit: 2183

c)shared memory array accessible by the digital signal execution unit via the internal input and

output port for transferring operand utilizable by digital signal execution unit between the shared

Page 5

internal memory array and the digital execution unit the shared internal bus and such that the

shared internal memory is accessible by general purpose processor via the internal input and

output port for transferring the general purpose instructions and the selected data between the

shared internal memory and the general purpose processor on the internal bus (See claim 9,

paragraph d);

c)the shared interface unit recited in claim 9, lines 20-23);

d)the retrieval of the operands from the shared memory array via shared internal bus for use by

the digital execution unit in executing the selected sequence of DSP instructions (patent claim 9,

lines 20-24).

Although the reissue claim 29 presented additional feature of "executing an instruction in 8.

response to GPP loading information into the register" (see claim 29, line 8-9), this feature is

not related to the prior art rejection and not related to the subject matter surrendered in the

original application. Therefore, impermissible recapture of the subject matter exist.

9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness

rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are Art Unit: 2183

such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 11-17,19,20-26,28,29,30-35,40-44 are rejected under 35 U.S.C. 103(a) as being unpatentable over Parruck et al. (4,799,144) In view of Akagi et al. (4,467,414).

- 10. Parruck disclosed a data processing system (e.g. see overview in fig.1, and the DSP in fig.6) comprising at least:
- a)a first bus (fig. 1 [26]);
- b)a memory [18] connected to the first bus;
- c)a general purpose processor [on board processor] connecting to the first bus (see fig.1[14]); d)a digital signal processor [16] connected to the first bus, the dsp having a memory [RAM] and starting execution of instructions in response to the general purpose processor [14] loading information into the memory [RAM] (e.g. see col.6, lines 49-60).
- 11. As to claims 11, 12,19, Parruck did not clearly show that his general purpose processor [14] was loading operands into the memory [18] as recited in applicant's claim 11, line 5.

  Instead, Parruck taught the loading of necessary information into the memory [18] for running particular application program (e.g. see col.6, lines 42-45). However, Akagi disclosed a system for loading operands into a memory necessary for operation (e.g. see col2, lines 15-22). It would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into a memory as claimed because the use of Akagi could enhance the memory control

Page 7

Application/Control Number: 09/234,427

Art Unit: 2183

of Parruck to store particular type of operands at memory access level, and Parruck did show the need for loading the operands into the memory by disclosing the loading of the necessary information into the memory to run a particular application program (e.g. see col.6, lines 50-53), as already known, opcodes and operands were building elements of programming instructions which were necessary information for running application, and Akagi could be easily implemented into Parruck by modifying the format of instruction operands of Akagi such that it would be recognizable by the access control of the general purpose processor of Parruck, such as read/write operations. Therefore, for the reasons discussed above, it would have bee obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into the memory as claimed.

- 12. As to claims 13, Parruck did not explicitly show the identification of the instruction as claimed (see claims 13, line 3, claim 20, line 11, claim 22), However, Parruck taught that any new application program could be easily implemented into his system by only introducing a new software (e.g. see col.5, lines 29-33). Therefore, Parruck must have a control to distinguish and identify the new program (the instructions) from the already existed program instructions. Otherwise, the introduction of new software would not be possible. And, for this reason it would have been obvious to one of ordinary skill in the art to identify instructions in a memory system, such as the Parruck's, as claimed (see the reason just set forth above).
- 13. As to claims 14, Parruck also included a second bus (see fig. 1 [17]).

Art Unit: 2183

14. As to claims 15, Parruck's general purpose processor had to be placed in wait state because only one of the general purpose [14] and dsp [16] could interface directly to the switch memory [18] (e.g. see col.3, lines 16-23).

- 15. As to claim 16,17, Parruck's general processor [14] also read status after the completion of the DSP (e.g. see the resetting, stopping or running of the dsp by the control bit of general processor [14] in col.3, lines 5-15).
- 16. As to claims 20,21,28, Parruck did not clearly show that his general purpose processor [14] was loading operands into the memory [18] as recited in applicant's claim 20, line 5. Instead, Parruck taught the loading of necessary information into the memory [18] for running particular application program (e.g. see col.6, lines 42-45). However, Akagi disclosed a system for loading operands into a memory necessary for operation (e.g. see col2, lines 15-22). It would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into a memory as claimed because the use of Akagi could enhance the memory control of Parruck to store particular type of operands at memory access level, and Parruck did show the need for loading the operands into the memory by disclosing the loading of the necessary information into the memory to run a particular application program (e.g. see col.6, lines 50-53), as already known, opcodes and operands were building elements of programming instructions which were necessary information for running application, and Akagi could be easily implemented into Parruck by modifying the format of instruction operands of Akagi such that it

Art Unit: 2183

would be recognizable by the access control of the general purpose processor of Parruck, such as read/write operations. Therefore, for the reasons discussed above, it would have bee obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into the memory as claimed.

- 17. As to claims 20, 22, Parruck did not explicitly show the identification of the instruction as claimed (see claim 20, line 11, claim 22), However, Parruck taught that any new application program could be easily implemented into his system by only introducing a new software (e.g. see col.5, lines 29-33). Therefore, Parruck must have a control to distinguish and identify the new program (the instructions) from the already existed program instructions. Otherwise, the introduction of new software would not be possible. And, for this reason it would have been obvious to one of ordinary skill in the art to identify instructions in a memory system, such as the Parruck's, as claimed (see the reason just set forth above).
- 18. As to claim 23, Parruck also included a second bus (see fig.1 [17]).
- 19. As to claim 24, Parruck's general purpose processor had to be placed in wait state because only one of the general purpose [14] and dsp [16] could interface directly to the switch memory [18] (e.g. see col.3, lines 16-23).
- 20. As to claims 25,26, Parruck's general processor [14] also read status after the completion of the DSP (e.g. see the resetting, stopping or running of the dsp by the control bit of general processor [14] in col.3, lines 5-15).

Art Unit: 2183

21. As to claims 29,30, Parruck did not clearly show that his general purpose processor [14] was loading operands into the memory [18] (claim 29, line 5) and retrieving the operands (claim 29, line 10). Instead, Parruck taught the loading of necessary information into the memory [18] for running particular application program (e.g. see col.6, lines 42-45). However, Akagi disclosed a system for loading operands into a memory necessary for operation (e.g. see col.2, lines 15-22), and retrieving the operand (see the reading out request of the operand in col.5, lines 30-37, col.8, lines 57-60, col.10, lines 15-21). It would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into a memory, and retrieving the operand as claimed because the use of Akagi could enhance the memory control of Parruck to store particular type of operands at desired access level, and Parruck did show the need for loading the operands into the memory and retrieving the operands by disclosing the loading of the necessary information into the memory to run a particular application program (e.g. see col.6, lines 50-53), as already known, opcodes and operands were building elements of programming instructions which were necessary information for running application, and Akagi could be easily implemented into Parruck by modifying the format of instruction operands of Akagi such that it would be recognizable by the access control of the general purpose processor of Parruck, such as read/write operations. Therefore, for the reasons discussed above, it would have bee obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into the memory as claimed.

Art Unit: 2183

As to claim 31, Parruck did not explicitly show the identification of the instruction as claimed (see claim 20, line 11, claim 22), However, Parruck taught that any new application program could be easily implemented into his system by only introducing a new software (e.g. see col.5, lines 29-33). Therefore, Parruck must have a control to distinguish and identify the new program (the instructions) from the already existed program instructions. Otherwise, the introduction of new software would not be possible. And, for this reason it would have been obvious to one of ordinary skill in the art to identify instructions in a memory system, such as the Parruck's, as claimed (see the reason just set forth above).

- 23. As to claim 32, Parruck also included a second bus (see fig.1 [17]).
- 24. As to claim 33, Parruck's general purpose processor had to be placed in wait state because only one of the general purpose [14] and dsp [16] could interface directly to the switch memory [18] at a time (e.g. see col.3, lines 16-23).
- 25. As to claims 34,35, Parruck's general processor [14] also read status after the completion of the DSP (e.g. see the resetting, stopping or running of the dsp by the control bit of general processor [14] in col.3, lines 5-15).
- 26. As to claims 40,41, Parruck disclosed a system (see fig.1) comprising at least:
  a)a first data bus [88];
- b)a second data bus [17];
- c)a memory [18] connected to the first data bus and the second data bus;

Application/Control Number: 09/234,427

Art Unit: 2183

d)a general purpose processor [14] connected to the first data bus (see fig.1), the DSP executing instructions under the control of general purpose processor [14 (see the restart, stopping nas running by general purpose processor in col.3, lines 7-13).

Parruck did not clearly show that his general purpose processor [14] was loading 27. operands into the memory [18] (claim 40, line 7), and retrieving the operands (claim 40, line 2 from the bottom of the claim ). Instead, Parruck taught the loading of necessary information into the memory [18] for running particular application program (e.g. see col.6, lines 42-45). However, Akagi disclosed a system for loading operands into a memory necessary for operation (e.g. see col.2, lines 15-22), and retrieving the operand (see the reading out request of the operand in col.5, lines 30-37, col.8, lines 57-60, col.10, lines 15-21). It would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into a memory, and retrieving the operand as claimed because the use of Akagi could enhance the memory control of Parruck to store particular type of operands at a desired access level, and Parruck did show the need for loading the operands into the memory and retrieving the operands by disclosing the loading of the necessary information into the memory to run a particular application program (e.g. see col.6, lines 50-53), as already known, opcodes and operands were building elements of programming instructions which were necessary information for running application, and Akagi could be easily implemented into Parruck by modifying the format of instruction operands of Akagi such that it would be recognizable by the access control of the general purpose processor of Parruck, such as the read/write attributes. Therefore, for the reasons discussed above, it

Art Unit: 2183

would have bee obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into the memory as claimed.

- 28. Parruck did not explicitly show the identification of the instruction as claimed (see claim 40, line 11), However, Parruck taught that any new application program could be easily implemented into his system by only introducing a new software (e.g. see col.5, lines 29-33). Therefore, Parruck must have a control to distinguish and identify the new program (the instructions) from the already existed program instructions. Otherwise, the introduction of new software would not be possible. And, for this reason it would have been obvious to one of ordinary skill in the art to identify instructions in a memory system, such as the Parruck's, as claimed (see the reason just set forth above).
- 29. Parruck did not specifically show his first data bus connected to the dsp as claimed (see claim 40, line 10). However, the function of the first data bus being connected to the DSP has not been recited in the claim. Therefore, this connection (first bus connected with the DSP) is assumed to have no affect on the functioning of the claimed invention, and therefore, it has no patentable weight. The Examiner will reconsider this connection when applicant responds in the claim with a clear function of the connection.
- 30. As to claim 42, Parruck's general purpose processor had to be placed in wait state because only one of the general purpose [14] and dsp [16] could interface directly to the switch memory [18] at a time (e.g. see col.3, lines 16-23).

Art Unit: 2183

31. As to claim 43, Parruck's general processor [14] also read status after the completion of

the DSP (e.g. see the resetting, stopping or running of the dsp by the control bit of general

processor [14] in col.3, lines 5-15).

32. As to claim 44, Parruck also included:

a)a bus interface unit [30][12] connected to the first data bus (see fig.1 [30][12]);

b)a third data bus connected to the bus interface (see the connection bus from [12] to host in

fig. 1).

33. Claims 18,27,36 objected to as being dependent upon a rejected base claim, but would be

allowable if rewritten in independent form including all of the limitations of the base claim and any

intervening claims.

34. Claims 2-8,37-39 are allowable over the art of record.

35. Any inquiry concerning this communication or earlier communications from the examiner

should be directed to Daniel Pan whose telephone number is (703) 305 9696. The examiner can

normally be reached on M-F from 8:00 AM to 4:30 PM.

36. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Chan, can be reached on (703) 305 9712. The fax phone number for the organization where this

application or proceeding is assigned is (703) 305 3718.

37. Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is (703) 305 3900.

PRIMARY EXU GROUP

# Notice of References Cited

Applicant/Patent
Intrater et al.

Examiner

Pan

Application/Control No.
09/234,427

Art Unit
2183

Page 1 of 1

### U.S. PATENT DOCUMENTS

		Document Number Country Code-Number-Kind Code	Date,	Name	Clas	sification <sup>2</sup>
П	A	5,630,153	5/1997	INtrater et al.	712	35
	В	4,799,144	1/1989	Parruck et al.	712	33
	С	4,467,414	8/1984	Akagi et al.	711	119
	D					
	Ε					
	F					
	G					
	н					
	ı					
П	J					· · · · · · · · · · · · · · · · · · ·
	к					
	L					
	М					

#### **FOREIGN PATENT DOCUMENTS**

		Document Number Country Code-Number-Kind Code	Date ,	Country	Name	Classification <sup>2</sup>
	2					
	0					
	Р					
	Q					
	R					
Γ	s					
	Т					

#### **NON-PATENT DOCUMENTS**

	Include, as applicable: Author, Title, Date, Publisher, Edition or Volume, Pertinent Pages				
U					
v					
w					
×	·				

<sup>\*</sup> A copy of this reference is not being furnished with this Office action. See MPEP § 707.05(a).

<sup>&</sup>lt;sup>1</sup> Dates in MM-YYYY format are publication dates.

<sup>&</sup>lt;sup>2</sup> Classifications may be U.S. or foreign.

# Interview Summary

Application No. 09/234,427

Applicant(s)

**p**....(-)

Examiner

Pan

Group Art Unit 2183

Intrater et al.

All participants (applicant, applicant's representative, PTO pers	onnel):
(1) <u>Pan</u>	(3)
(2) Robin King	(4)
Date of Interview Apr 27, 2001	
Type: a) ☒ Telephonic b) ☐Video Ćonference c)☐ Personal [copy is given to 1) ☐applicant 2)	applicant's representative]
Exhibit shown or demonstration conducted: d)    Yes e)	Mo. If yes, brief description:
Claim(s) discussed: None	
Identification of prior art discussed:	
other comments:	ture of what was agreed to if an agreement was reached, or any
Lost original case has been found on Apr 25 01. The missing	paper has been collected and studied. Examiner has
acknowledged the applicant the oustanding case is in top pri	ority list.
(A fuller description, if necessary, and a copy of the amendm available, must be attached. Also, where no copy of the ame summary thereof must be attached.)	ents which the examiner agreed would render the claims allowable and an allowable is available, a
	e record of the substance of the interview (if box is checked).
Unless the paragraph above has been checked, THE FORM/INCLUDE THE SUBSTANCE OF THE INTERVIEW. (See MF already been filed, APPLICANT IS GIVEN ONE MONTH FROSUBSTANCE OF THE INTERVIEW. See Summary of Record	AL WRITTEN REPLY TO THE LAST OFFICE ACTION MUST PEP section 713.04). If a reply to the last Office action has DM THIS INTERVIEW DATE TO FILE A STATEMENT OF THE d of Interview requirements on reverse side or on attached sheet.
Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.	

09/234,427 <u>PATENT</u>

### **EXHIBIT 5**

09/234,427 Response to (Office Action Dated June 19, 2001)

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL

PROCESSOR/GENERAL PURPOSE CPU

Group Art Unit: 2183

Examiner: D. Pan

RESPONSE (TO OFFICE ACTION DATED

JUNE 19, 2001)

CERTIFICATE OF MAILING

WITH SHARED INTERNAL MEMOREPHY certify that this correspondence is being deposited with the United States Postal Service, postage prepaid, in an envelope

addressed to Box\_—

Commissioner for Patents,

Commissioner for Patents Washington, D.C. 20231

Washington D.C. 20231-9999 on 70

Dated: 10-19-01

Dear Sir:

In response to the Official Action mailed June 19, 2001, please amend the above-identified application as follows:

#### In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

The claims have been amended to read as follows:

- 18. (Amended) A data processing system comprising:
- a first bus;
- a memory connected to the first bus;
- a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and
- a digital signal processor (DSP) connected to the first bus, the DSP having a register and starting execution of an instruction in response to the GPP loading information into the register, the DSP only executing a single instruction when said information is loaded into the register.

-1-

Atty. Docket No.: 072219-0274861 (P01469-R1)

10557456VI

- 27. (Amended) A data processing system comprising:
- a first bus;
- a memory connected to the first bus;
- a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and
- a digital signal processor (DSP) connected to the first bus, the DSP having a register and executing an instruction in response to the GPP loading information into the register, the information loaded into the register identifying the instruction, the DSP only executing a single instruction when said information is loaded into the register.
  - 36. (Amended) A data processing system comprising:
  - a first bus;
  - a memory connected to the first bus;
- a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and
- a digital signal processor (DSP) connected to the first bus, the DSP having a register, executing an instruction in response to the GPP loading information into the register, and retrieving operands required by the instruction from the memory by processing the information loaded into the register, the DSP only executing a single instruction when said information is loaded into the register.

#### REMARKS

Reconsideration of the application in view of the above amendments and the following remarks is requested. Claims 2-8 and 18, 27, and 36-39 are in this application. Claims 18, 27, and 36 have been amended. Claims 11-17, 19-26, 28-35, and 40-44 have been cancelled.

The Examiner rejected claims 11, 20, and 29 under 35 U.S.C. §251 as being an improper recapture of subject matter that was surrendered in the application for the patent upon which the present reissue is based. In addition, the Examiner rejected claims 11-17, 19-26, 28-35, and 40-44 under 35 U.S.C. §103(a) as being unpatentable over Parruck et al. (U.S. Patent No. 4,799,144) in view of Akagi et al. (U.S. Patent No. 4,467,414). As noted above, claims 11-17, 19-26, 28-35, and 40-44 have been cancelled.

The Examiner noted that claims 2-8 and 37-39 are allowable over the prior art of record. The Examiner also objected to claims 18, 27, and 36 as being dependent upon a rejected base claim, but noted that the claims would be allowable if amended to include the limitations of the base claim and any intervening claims. Claims 18, 27, and 36 have been amended to be in independent form, and include the limitations of the base claims.

Thus, for the foregoing reasons, it is submitted that all of the claims are in a condition for allowance. Therefore, the Examiner's early re-examination and reconsideration are respectively requested.

Respectfully submitted,

PILLSBURY WINTHROP LLP

Dated: 10 - 19 - 01

Mark C. Pickering

Registration No. 36,239

Attorney for Assignee

50 Fremont Street, Fifth Floor San Francisco, CA 94105-2228 Direct Dial Telephone No. (415) 983-1297 Telephone: (415) 983-1000

Facsimile: (415) 983-1200

Atty. Docket No.: 072219-0274861 (P01469-R1)

10557456V1

### APPENDIX

### In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

Please amend the claims as follows:

18. (Amended) [The data processing system of claim 11 wherein] A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and starting execution of an instruction in response to the GPP loading information into the register, the DSP only [executes] executing a single instruction when said information is loaded into the register.

27. (Amended) [The data processing system of claim 20 wherein] A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and executing an instruction in response to the GPP loading information into the register, the information loaded into the register identifying the instruction, the DSP only [executes] executing a single instruction when said information is loaded into the register.

36. (Amended) [The data processing system of claim 29 wherein] A data processing system comprising:

a first bus;

Atty. Docket No.: 072219-0274861 (P01469-R1)

# a memory connected to the first bus;

- a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and
- a digital signal processor (DSP) connected to the first bus, the DSP having a register, executing an instruction in response to the GPP loading information into the register, and retrieving operands required by the instruction from the memory by processing the information loaded into the register, the DSP only [executes] executing a single instruction when said information is loaded into the register.

09/234,427 <u>PATENT</u>

## **EXHIBIT 6**



UNITED STATES DEPARTMENT OF COMMER Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADE Washington, D.C. 20231

SERIAL NUMBER	FILING DATE	FIRST NAMED APPLICANT	- 1/20
			ATTORNEY DOCKET
		RECEIVED	
		NEOLIVED	EXAMINER
		MAY 2 9 2002	
		PW SF IP Patent Dept.	ART UNIT PAPER NUM
	1	EXAMINER INTERVIEW SUMMARY RECO	DATE MAILED: DRD
All participants (applicant			
Probin K			_
(1)	D	(3)	•
(2)	rors		
Date of interview	03/29/02	<u>ي</u>	
	7 Poment (name in the		
Exhibit shown or demone	retion conductors CIV:	n to □ applicant □ applicant's representative).	
EXHAUST OF THE PROPERTY OF THE	tration conducted: Li Ye	es Ta No. If yee, brief description:	
<del></del>			
Agreement Lyss road	act	in not reached. was not reached.	_
HE WAS ISSUED	lied with tespect to serie	The claims in question. □ was not reached.	
Claims discussed:		NONG	
ldentification of prior art d	lecuteral:	NONT	
or project			
Description of the general	nature of what was agre	eed to if an agreement was reached, or any other com	ments: Non-final
First a	ction was	shot du sa O' cant in	12/2/2 with the
1.0000	hace Too		of office with the
DO DO	itely. Except	ning agrees To send a du	plicat copy of the
His action	to the new	wadders set futher the	fax paidle on now 29;
and resta	art the s	tatury period for three	math Lucy consca
A fuller description, if nec attached. Also, where no	essary, and a copy of the	e amendments, if available, which the examiner agree s which would render the claims allowable is available,	d would render the claims allowable must be
1. It is not necessary	for applicant to provide	a separate record of the substance of the interview.	, a summary thereof must be attached.)
Unless the paragraph belo WAIVED AND MUST INC:	w has been checked to i	Indicate to the contrary, A FORMAL WRITTEN RESPO E OF THE INTERVIEW (e.g., Items 1-7 on the reverse en one month from this Interview date to provide a stat	ONSE TO THE LAST OFFICE ACTION IS I
□ 2. Since the examinate requirements that	er's interview summary a may be present in the ta	above (including any attachments) reflects a complete ast Office action, and since the claims are now allowat action. Applicant is not relieved from providing a separ	response to each of the objections, rejection
DTO! 440 45 5		_1/2	1/2
PTOL-413 (REV. 2 -93)	ODIGINIAL EC	Examiner's Signa	abre







United States department of Commerce United States Patche and Trudemark Office Address Commissioner of Patents and Trademarks Westington, D.C. 2023)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFTRMATION NO.	
09/234.427	01/20/1999	AMOS INTRATER	NSC8-8400	6107	

03/27/2002 7590

MARK C PICKERING LIMBACH & J.IMBACH 2001 FERRY BUILDING SAN FRANCISCO, CA 94111

RECEIVED

MAY 2 9 2002

PW SF IP Patent Dept.

EXAMINER PAN, DANIEL H PAPER NUMBER

ART UNIT 2183

DATE MAILED: 03/27/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No. 09/234,427	Applicant(s)	Introtor	ot at				
Office Action Summary	Examiner			ater et al.				
	Pan		Art Unit 2183					
The MAILING DATE of this communication appear	s on the cover sheet wi	th the corre	spondence ad	idress —				
Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SE THE MAILING DATE OF THIS COMMUNICATION.				ı				
<ul> <li>Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication</li> <li>If the period for reply specified above is less than thirty (30) days, a replace considered timely.</li> <li>If NO period for reply is specified above, the maximum statutory period communication.</li> <li>Failure to reply within the sot or extended period for reply will, by statuted that the same after the mailing earned patent term adjustment. See 37 CFR 1.704(b).</li> </ul>	ply within the statutory minimal will apply and will expire SE application to be	num of thirty (3 X (6) MONTH:	0) days will S from the mallin	- .C, § 133).				
Status								
1) XI Responsive to communication(s) filed on <u>the amer</u>	1) 🛛 Responsive to communication(s) filed on <u>the amendment filed on 01/09/02</u>							
2a) ☐ This action is FINAL. 2b) ☑ This action is non-final.								
3) Since this application is in condition for allowance e closed in accordance with the practice under Ex p	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quay/935 C.D. 11; 453 O.G. 213.							
Disposition of Claims								
4) XI Claim(s) 2-8, 18, 27, and 36-39 is/are pending in the applica								
4a) Of the above, daim(s)			is/are with	drawn from considers				
5) XI Claim(s) <u>2-8, 18, 27, and 36-39</u>			is	are allowed.				
6)			is,	/are rejected,				
7)  Claim(s)			is	are objected to.				
8) 🔲 Claims	a	re subject to	o restriction a	nd/or election requirem				
Application Papers  9) The specification is objected to by the Examiner.								
10) The drawing(s) filed on is/s	are objected to by the F	Evaminer						
11) The proposed drawing correction filed on			h)∏dieannro	wad				
12) The oath or declaration is objected to by the Examin		sppioved	ојшаваррго	veo.				
Priority under 35 U.S.C. § 119  13) Acknowledgement is made of a claim for foreign priority a) All b) Some* c) None of:		119(a)-(d).						
<ol> <li>Certified copies of the priority documents have</li> </ol>	been received.							
2. U Certified copies of the priority documents have								
application from the international Bureau	<ol> <li>Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>*See the attached detailed Office action for a list of the certified copies not received.</li> </ol>							
14) Acknowledgement is made of a claim for domestic p								
Attactument(s)	,	G(-).		•				
15) Notice of References Cited (PTO-802)	10 N I Internation A	<b>76</b>	. hamle					
16) L. Notice of Draftsperson's Parent Drawing Review (PTO-948)	<ul> <li>18)  Interview Summary (P</li> <li>19)  Notice of Informal Pate</li> </ul>							
17) Minformation Oisclosura Statement(s) (PTO-1449) Paper No(s)	20) Ciher.	ги мррисацол (Р	10-192]					

	Application No. 09/234,427	Applicant(s)	Intrater e	rt al,
Interview Summary	Examiner Pan		Group Art Unit 2183	
All participants (applicant, applicant's representative, PTO p	personnel);			
(1) <u>Pan</u>	(3)	<u> </u>	·	
(2) Merk Pickering	(4)			
Date of Interview Mar 20, 2002				
Type: a) 🕅 Telephonic b) 「Yideo Conference c) Personal [copy is given to 1) applicant 2	2) applicant's repres	entative]		
Exhibit shown or demonstration conducted: d)	a) 🖄 b. If yes, brief d	escription:		
Claim(s) discussed: 2-8, 18, 27, and 36-39				<del></del>
Identification of prior art discussed:				
Substance of Interview including description of the general other comments:  Applicant will file a supplemental amendment to correct the search for apparent missing data sheet NS32FX16 labled microfiche. The appendix was misplaced due to apparent non-final action.	ne claims in accordanc as "Appendix A" in app clerical error, To treat i	e with the rul plicant's file n	es 1.121(h) ar ecord and prep	nd 1.173(d), and pare the
(A fuller description, if necessary, and a copy of the amend available, must be attached. Also, where no copy of the ar summary thereof must be attached.)  i) (X) It is not necessary for applicant to provide a separate	iments which the exam mendments that would	render the cl	aims allowable	is available, a
Unless the paragraph above has been checked, THE FORI INCLUDE THE SUBSTANCE OF THE INTERVIEW. (See A already been filed, APPLICANT IS GIVEN ONE MONTH FE SUBSTANCE OF THE INTERVIEW. See Summary of Rec	MAL WRITTEN REPLY MPEP section 713.04). ROM THIS INTERVIEW	TO THE LAS	ST OFFICE AC	TION MUST action has
Examiner Note: You must sign this form unless it is an Attachment to a signed Office action				

Application/Control Number: 09/234,427

Art Unit: 2183

Page 2

- Claims 2-8, 18, 27, 36-39 remain for examination. Claims 1, 9, 10 have been surrendered in 1. view of the reissue. Claims 11-17,19-26,28-35,40-44 have been canceled.
- The amendment filed on Jan. 09, 2002 have been received by the Office. In response to 2. the applicant's request (see attached Interview Summary form), this written Office action is now being sent to the applicant to correct the following objections remained in the case, this is a nonfinal action which allows applicant reasonable time to respond:
- 1) the amendment did not follow the new rules 37 C.F.R. 1.121(h) and 1.173(d);
- 2) the 3.73(b) statement filed by applicant is incorrect. The correct assignment information of the parent case should be at Reel 6184 Frame 0772 and Reel 5262 Frame 0743. Applicant is kindly suggested to confirm the assignment information and file a new combined 3.73(b) statement in the next response.
- 3) applicant will look into applicant's file record and search for the data sheet labeled as "Appendix A", and will prepare the file and file Appendix A in form of a microfiche. The date of the data sheet will be looked into.
- Claims 11,20,29 were rejected under 35 U.S.C. §251 as being an improper recapture of 3. subject matter that was surrendered in the application for the patent upon which the present reissue is based. In response from the applicant, claims 11,20,29 have been canceled.

Page 3



Application/Control Number: 09/234,427

7

Art Unit: 2183

4. Claims 18, 27, 36 have been amended to be independent form and included limitations of the base claims. Claims 2-8,18,27,36-39 now are allowable over the art of record under the condition that the objections set forth above will be solved in the next response.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel Pan whose telephone number is (703) 305 9696. The examiner can normally be reached on M-F from 8:00 AM to 4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chan, can be reached on (703) 305 9712. The fax phone number for the organization where this application or proceeding is assigned are:

- a)before final (703) 746 7239
- b) after final (703) 746 7238
- c) Customer Service (703) 746 7240.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305 3900.

A DANIELY, PAN PRIMPAY PUNISHER PT GAOUP 09/234,427 <u>PATENT</u>

**EXHIBIT 7** 



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	A'TTORNEY DOCKET NO.	CONFIRMATION NO.	
09/234,427	01/20/1999	AMOS INTRATER	NSC8-8400	6107	
27271	7590 05/31/2002				
	Y WINTHROP LLP	_	EXAMI	NER	
50 FREMON		T	PAN, DA		
SAN FRANC	ISCO, CA 94105-2230		ART UNIT	PAPER NUMBER	
			2183	· · · · · · · · · · · · · · · · · · ·	

DATE MAILED: 05/31/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

Rec'd 06-06-02 LAW Offices of M. Pickeri

14299

# Office Action Summary

Application No. Applicant(s) 09/234,427 Intrater et al. Examiner Art Unit Pan 2183

- The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS STATE MAILING DATE OF THIS COMMUNICATION.	SET TO EXPIRE <u>three</u> MONTH(S) FROM	
- Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing data and account to the state of the stat	1.136 (a). In no event, however, may a reply be timely filed	
<ul> <li>If the period for reply specified above is less than thirty (30) days, a r be considered timely.</li> </ul>	on. reply within the statutory minimum of thirty (30) down will	
If NO period for reply is specified above, the maximum statutory period	iod will apply and will expire SIX (6) MONTHS from the mailing date of this	
• Fallure to reply within the set or extended		
earned patent term adjustment. See 37 CFR 1.704(b).	tute, cause the application to become ABANDONED (35 U.S.C. § 133).  illing date of this communication, even if timely filed, may reduce any	
Status		
1) 図 Responsive to communication(s) filed on <u>the ame</u>	endment filed on 01/09/02	
2a) ☐ This action is <b>FINAL</b> . 2b) ☒ This ac	ction is non-final.	-
3) Since this application is in condition for allowance closed in accordance with the practice under Exp	except for formal matters, prosecution as to the merits is	
Disposition of Claims	4.5 4.5 4.5 4.5 6.5. 11, 400 O.G. 213,	
4) ☑ Claim(s) <u>2-8, 18, 27, and 36</u> -39	is/are pending in the applic	
4a) Of the above claim(s)	is/are pending in the applic	sc
5) X Claim(s) 2.8 18 27 and 20 20	is/are withdrawn from consid	era
7.00 - 3.00.00 <u>2-0, 10, 21, and 30-39</u>	is/ara allawad	
7) Claim(s)	is/are rejected.	
	iologo attitutut	
	are subject to restriction and/or election requ	ire
Application Papers		
9) The specification is objected to by the Examiner.		
10) The drawing(s) filed on is/s	are objected to by the Examiner	
The proposed drawing correction filed on	ie all approved by	
12) The oath or declaration is objected to by the Examine	er.	
Priority under 35 U.S.C. § 119		
13) Acknowledgement is made of a claim for foreign price	Ority under 25 LLC C. C. 440(-) / D	
a) All b) Some* c) None of:	511y dilder 33 0.5.0. 9 119(a)-(d).	
1.  Certified copies of the priority documents have	heen received	
2. Certified copies of the priority documents have	been received in Application to	
3. Upples of the certified conies of the priority dea		
*See the attached detailed Office action for a list of the	Certified copies not received	
14) ☐ Acknowledgement is made of a claim for domestic p	riority under 35 LLS C. & 119(a)	
Attachment(s)	• • • • • • • • • • • • • • • • • • •	
5) [_]Notice of References Cited (PTO-892)	57	
6) Notice of Draftsperson's Patent Drawing Review (PTO-948)	18) X Interview Summary (PTO-413) Paper No(s)herein	
7) Information Disclosure Statement(s) (PTO-1449) Paper No(s) / (17/7)	19) Notice of Informal Patent Application (PTO-152) 20) Other:	
atent and Trademark Office -326 (Rev. 9-00)		

# Interview Summary

Application No.
09/234,427

Examiner

Pan

Applicant(s)
Intrater et al.

Group Art Unit
2183

All participants (applicant, applicant's representative, PTO pe	rsonnel):
(1) <u>Pan</u>	(3)
(2) Mark Pickering	
Date of Interview Mar 20, 2002	(4)
Type: a) 🕅 Telephonic b) 🗬 ideo Conference c) Personal [copy is given to 1) applicant 2)  Exhibit shown or demonstration conducted: d) Yes e)	②pplicant's representative] 例b. If yes, brief description:
Claim(s) discussed: <u>2-8, 18, 27, and 36-39</u>	
Identification of prior art discussed: none	
Applicant will file a supplemental amendment to correct the care search for apparent missing data sheet NS32FX16 labled as	iture of what was agreed to if an agreement was reached, or an
i) It is not necessary for applicant to provide a separate Unless the paragraph above has been checked, THE FORMAL INCLUDE THE SUBSTANCE OF THE INTERVIEW. (See MPE already been filed, APPLICANT IS GIVEN ONE MONTH FOR	record of the substance of the interview (if box is checked).  WRITTEN REPLY TO THE LAST OFFICE ACTION MUST
Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.	



Application/Control Number: 09/234,427

Art Unit: 2183

- 1. Claims 2-8,18,27,36-39 remain for examination. Claims 1,9,10 have been surrendered in view of the reissue. Claims 11-17,19-26,28-35,40-44 have been canceled.
- 2. The amendment filed on Jan. 09, 2002 have been received by the Office. In response to the applicant's request (see attached Interview Summary form), this written Office action is now being sent to the applicant to correct the following objections remained in the case, this is a non-final action which allows applicant reasonable time to respond:
- 1) the amendment did not follow the new rules 37 C.F.R. 1.121(h) and 1.173(d);
- 2) the 3.73(b) statement filed by applicant is incorrect. The correct assignment information of the parent case should be at Reel 6184 Frame 0772 and Reel 5262 Frame 0743. Applicant is kindly suggested to confirm the assignment information and file a new combined 3.73(b) statement in the next response.
- 3) applicant will look into applicant's file record and search for the data sheet labeled as "Appendix A", and will prepare the file and file Appendix A in form of a microfiche. The date of the data sheet will be looked into.
- 3. Claims 11,20,29 were rejected under 35 U.S.C. §251 as being an improper recapture of subject matter that was surrendered in the application for the patent upon which the present reissue is based. In response from the applicant, claims 11,20,29 have been canceled.

Art Unit: 2183

4. Claims 18, 27, 36 have been amended to be independent form and included limitations of the base claims. Claims 2-8,18,27,36-39 now are allowable over the art of record under the condition that the objections set forth above will be solved in the next response.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel Pan whose telephone number is (703) 305 9696. The examiner can normally be reached on M-F from 8:00 AM to 4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chan, can be reached on (703) 305 9712. The fax phone number for the organization where this application or proceeding is assigned are:

- a)before final (703) 746 7239
- b) after final (703) 746 7238
- c) Customer Service (703) 746 7240.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305 3900

- DANIELH, PAN PRIMPAY TUANGPET DEMONT


Sheet <u>1</u> of \_

FORM PTO-144 (Rev. 7-80)	ORM PTO-1449 (Modified)  Rev. 7-80)  U.S Dept. of Commerce Patent and Trademark Office					No.	3	Patent No. 5,630,153	
	3	INFORMATION DISCLOS	SURE CITATION	ī	Applicant(s) Amos Intrate	r et al.			
(Use severa	l shee	ts if necessary)			Issue Date May 13, 1997				
			υ.	s. PATENT DOCUMEN	TS				
*Examiner Initials		Document Number	Date	Name	•	Class	Subclass	Filing Date	
	AA								
	AB								
	L	<u> </u>	FOR	EIGN PATENT DOCUM	ENTS	<u> </u>			
*Examiner Initials		Document Number	Date	Count	Country		Subclass	Translatio YES NO	
	AC								
				OTHER DOCUMENTS					
n.	AD	Digital Signal Pr Ph.D., September Chapter 13, TMS32	1989, pages		375-378 (Pages	369-373			
Examiner	P		2	Da	ate Considered	19/	/52		
through cit	ation	ial if reference of if not in conforma	nce and not	considered. Incl	ation is in coude copy of the	onformance his form w	with MPEP ith next co	609; Draw line	
ユロ	3	outed	/						
A A	h	outed on /r/r	8/98						
j		D. P.							

09/234,427 <u>PATENT</u>

**EXHIBIT 8** 

)





ADVANCED INFORMATION January 1990

į

High Performance FAX Processor NS32FX16-15/NS32FX16-20/NS32FX16-25

### General Description

the NS32CG16 compatible CPU Core, a 384-Byte and 7200 bps), V.27 (4800 bps and 2400 bps), and V.21. The NS32FX16 incorporates four main modules: NS32FX16 can execute, in real time, V.29 (9600 bps performs all the computations and control functions required for a stand-atone FAX system, a PC add-in FAX/Data modern card or a Laser/FAX system. The Modems, Voice Mail systems and Laser Printers. It Group 2 and Group 3 Facsimile applications, Data Embedded System Processor • that is optimized for The NS32FX16 is a high-performance 32-bi Interface Unit. Memory Array, a FAX Accelerator Module and a But

bus and an 8 byte prefetch queue. Internal data bus. This processor also supports a 16-Mbyte linear address space, a 16-bit external data The CPU Core incorporates a full 32-bit ALU and 32-bit

operations on complex variables and is optimized for Modern applications. It is designed to enhance performance on modern Digital Signal Processing structure (DSP) primitives white preserving the CPU core's The FAX Accelerator Module (FAM) executes vector programming model. 귷


> filters and other DSP primitives. operations can be used to efficiently implement FIR

resource and is usable by both the FAM and the CPU coefficients of the various filters in an internal 384-byte this module via a set of memory mapped registers. The occupying a reserved memory space. The CPU controls Bus. It is treated as a memory mapped I/O device The FAM is attached to the CPU core via the Internal I/O 5 Memory Array. The 384-byte Memory order to save bus bandwidth, the module reduces the load of the main processor letching operands using its own address generator. Array is a shared FAM Stores . 5 2

NS32CG16 Instructions including graphic enhancements like BitBLT (Bit-aligned BLock Transfer) operations and other special graphic instructions. These graphic enhancements can be used to support Postscript applications such as printers and Cason FAX machines. These graphic enhancements can be used to

Besides the highly efficient architecture and the addition of the FAM, the NS32FX16 supports all the

The microprocessor is packed in a 68-pin Leadod Chip Cerrier (PLCC) package Plastic



#### Features

32 bit architecture and implementation

Operating frequency 15, 20, and 25 Millz Binary compatible with the Series 32,000 • family Floating point support via the NS32081 or the

- On-chip FAX Accelerator Module for DSP support Special support for graphics applications 16 Mbylo linear addressing space
- 18 graphics instructions
- Ellicient fonts & pattern handling
   Interface to an external BilDLT processing units
  for fast color BidILT operations

Power save mode
Double-metal CMOS lechnology
68 pin PLCC package
On-chip clock generator

NS32301

384-byte on-chip fVAM array

1

Ŧ

Embadded System Processor ©, Saass 32000 © and TRI-STATE © are registered lisidemarks of National Samiconductor Corporation

Poplicated to a superior of Adole Systems

NG32FX16-15/NG32FX16-20/NG32FX16-25 High Performance FAX Processor

both general purpose and OSP computations are needed. Such applications include FAX Moderns, Voice NS32FX16 also incorporates a 384-byte Momory Array as a shared resource for both the CPU core and the FAX Accelerator Module. Those features make the NS32FX16 an optimal solution for applications in which Accolerator Module Is tunnd to perform the DSP primities needed in Voice Band Modems. The The CPU Core is designed for general purpose computations and system control functions. The FAX compatble CPU Core and the FAX Accelerator Module. includes two main execution units: the NS32CG16 The NS32FX IG Is a high spood CMOS microprocessor in National's Embedded Systom Processor family. It Compression, and Voice Mail systems.

CPUs in the family. The device incorporates all of National's Embedded System Processor advanced memory capability. architectural features, with the exception of the virtual The NS32FX16 is solware-compatible with all other

shared with other members of the family are provided Brief descriptions of the NS32FX16 features that are

Data Types. The architecture provides for numerous data types, such as byte, word, doubleword, and BCD, Powerful Addressing Modes. Nine addressing modes available to all instructions are included to access data structures efficiently.

which may be arranged into a wide variety of data

Symmetric Instruction Set. While avoiding operations, such as array indexing and external procedure calls, which save considerable space and incorporates powerful instructions for control National's Embedded System Processor family special case instructions that compilers can't use, STACTAGE time for compiled code.

> Memory-To-Memory Operations, National's Embedded System Processor CPUs represent two-nddress madmitos. This means that each operand can be referenced by any one of the addressing medes provided.

This poworful ninmary to momory architocture parmits memory locations to be treated as registers for all useful operations. This is important for temporary operands as well as for context switching.

Mbyles of external memory without any segmentation; this addressing scheme provides flexible memory Lerge, Uniform Addressing. The NS32FX16 has management without added-on expense. 32-bit address pointers that can address up to

package for National's Embedded System Processor addition, ROM code is totally relocatable and easy to access, which allows a significant reduction in packages, without regard to individual addressing. In family can be developed independent of all other Modular Soliware Support. hardware and software costs. Any sollware

extensions to the CPU. Current Floating Point slave processors of the Embedded System Processor family by Floating Point slave processors, acting as expansions of the instruction set that can be executed Embedded System Processor architecture allows Software Processor Concept. are the NS32081 and the NS32381. Nationals

.

characteristics: provide three primary performance advantages and To summarize, the architectural features cited above

High-Level Language Support
 Easy Future Growth Path

Application Flexibility

### Table of Contents

*		
2.5.2 FAM Rogistors and IRAM Array 2.5.2.7 Malliplior lipput Registor Y 2.5.2.1 Malliplior lipput Registor Y 2.5.2.3 Accumulator A 2.5.2.4 Data Pointor DPTR 2.5.2.5 Coolficient Memory Vector Pointer CPTH 2.5.2.6 Control Register CTL 2.5.2.7 Status Rogister ST 3.0 FUNCTIONAL DESCRIPTION 3.1 Power and Grounding 3.2 Locking 3.2 Locking 3.2 Locking 3.2 Locking 3.2 Locking 3.3 Hesetting 3.4 Basic Read and Writio Cycles 3.4.2 Basic Read and Writio Cycles 3.4.2 Basic Read and Writio Cycles 3.4.4 Data Accesses 3.4.4 Data Accesses 3.4.4 Data Field Accesses 3.4.4 Data Field Accesses 3.4.5 Instruction Fetches	2.4.2.1 Frame Buller Architectural 2.4.2.2 Bit Algument 2.4.2.3 Bick Boundaries and Destination Masks 2.4.2.4 BitBLT Directions 2.4.2.5 BitBLT Directions 2.4.3.5 BitBLT Variations 2.4.3.1 BitBLT (BIT-stigned BLock Transfer) 2.4.3.2 Pattern fell 2.4.3.3 Data Compression, Expansion and Magnity 2.4.3.3.1 Magnitying Compressed Data 2.5.1.1 Complex Numbor Representation 2.5.1.1 Complex Numbor Representation 2.5.1.2 Mac Operation 2.5.1.3 Instruction Sel 2.5.1.4 Circular Bullers 2.5.1.5 Performance Considerations	
4.4.2 liming Tables 4.4.2.1 Output Signals: Internal 4.4.2.1 Output Signals: Internal Propagation Dolays, NS32FX16- 15, NS32FX16-20 and NS32FX16-25  Appendix A: Instruction Formals  Appendix B: NS32FX16 Instruction Timing B: Incoduction B: Assumptions B: 2.1 Coloration the Effects of Shift Values B: 2.3 Calculating the Effects of Wail States B: 2.4 Calculating the Effects of Wail States B: 3.4 Calculating the Effects of Wail States B: 3.2 Calculation of Total Execution Timing B: 3.1 Assumptions B: 3.4 Calculation of Total Execution Time (TEX) B: 3.5 Calculation of Total Execution Time (TEX) B: 3.6 NS32081 Floating-Point Execution Times B: 4.7 Accelerator Module Performance B: 4.3 FAM Performance in Clock Cycles B: 4.3 FAM Performance in Clock Cycles	3.7.6 Instruction Tracing 3.7.7 Priority Among Exceptions 3.7.8 Exception Acknowledge Sequences: Detail Flow 3.7.8.1 Maskable/Non-Maskable 3.7.8.2 Trap Sequence: 17.8.2 Trap Sequence: Traps Other Than 3.8.1 Slave Processor Instructions 3.8.1 Slave Processor Protocol 3.8.2 Floating-Point Instructions 4.0 DEVICE SPECIFICATIONS 4.1.1 Supplies 4.1.1 Supplies 4.1.2 Input Signals 4.1.2 Input Signals 4.1.3 Duppli Signals 4.1.4 Input Output Signals 4.1.4 Input Output Signals 4.1.4 Input Output Signals 4.1.5 Input Signals 4.1.6 Input Output Signals 4.1.7 Input Signals 4.1.8 Input Output Signals 4.1.8 Input Output Signals 4.1.8 Input Output Signals 4.1.8 Input Output Signals 4.1.4 Input Output Signals 4.1.4 Input Output Signals 4.1.4 Input Output Signals 4.1.5 Input Signals 4.1.6 Input Output Signals 4.1.7 Input Signals 4.1.8 Input Signals 4.1.8 Input Signals 4.1.9 Input Signals 4.1.9 Input Signals 4.1.1 Definitions	3.4.7 Internal Cycles 3.4.8 Initiated by OH-Chip DMA Controllor 3.4.9 Slave Processor Communication 3.4.9 Slave Processor Bus Cycles 3.4.9.2 Slave Operand Transfer Sequences 3.5 Bus Access Control 3.6 Instruction Execution and Status 3.7 Exception Processing 3.7 Exception Acknowledge Sequence 3.7.1 Exception Acknowledge Sequence 9.7.2 Heturning from an Exception Service Procedure 3.7.3 Maskable Interrupts 3.7.3.1 Non-Vectored Mode: Non-Cascaded 3.7.3.2 Vectored Mode: Non-Cascaded 3.7.3.3 Vectored Mode: Cascadod Case 3.7.4 Non-maskable Interrupt 3.7.5 Traps

nitated Bus Cycle	
Oil Chia and On-Chia Read Cycles 4-6	
Specifications Standard (Signal Valid Belore Clock Edge)	
(Signal Valid After Clock	
ection Diagram	
Processor Status Word Formal	
70cessor Prolocol	
9909769	
ections	
t Control Unit Connections (16 Levels)	
trom Interrupt (RETI) Instruction Flow	
n) Instruction Flow	
Co	
pt Dispatch and Cascade Tables	
Bus Initially Not Idle	
Timing, Dus Initially Idle	
Processor Write Cycle	
***************************************	
Connection Diagram with the NS32381 FPU	
on Diagram with the NS32081 FPU	
***************************************	
Write Cycle	
fload Cycle	
Memory Interfece	
of an Off-Chip Read Cycle	
Img	
Read Cycle Iming	
nneclions	
er-on Hesel Hequitements	
leset liming	
0718	
INOCIONS - 40 MOZ. 30 MIZ	
20 MT/L	
and Ground Commentations 3	
y Cigaritation of a company version	
a Complex Vacior	
Block Disgram	
wire for a Si	
Sinstruction	
Instruction Formal	
atruction Fe	
Indication Formal	
Instruction	
DITWT Instruction Formal	
֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	
Big T Bloc	
Scan Line Fram	
e between Linear and Carlesian Addressing	
nt Encodings	
Prin Format	
particion formal	
X16 Momory	
10000	
ָה בַּי	
۰ ۵	
NC12EX IS Injernal CPU Core Registers.	

í,

### B.4 FAX ACCELERATOR MODULE PERFORMANCE

.. 2.1

#### B.4.1 Assumptions

The FAM instruction execution starts with the CPU core writing to the CTIL register. The execution time is counted from 13 of this transaction until all the results are ready, either in the Accumulator or in the Coefficient array.

### It is assumed that there are:

. No wait states in FAM initiated reed cycles
- No external HOLD request during the FAM operation for VCIMID, VCIMIL and VCIMIC instructions.

--;

#### 8.4.2 Definitions

TFAM Number of dock cycles to execute the instruction Number of elements in complex vector

# 8.4.3 FAM Performance in Clock Cycles

FAM INSTRUCTION	17/34
VCWAD	9 · (N · 8)
VOMUL	(a. N) • 0
VOWC	(8. N) + 9
VCWAG	(B. N) • S

٠.

# andix B: NS32FX16 Instruction Timing (Continued)

I NS32081 Floating-Point Execution Times

following section gives execution timing information for Floating-Point Instructions. Some additional timing tions are used, as given below:

The floating-point operation length.

Standard Floating (32 bits): I = 1

Long Floating (64 bits): I = 2

The time required to transfer 32 bits of a floating-point value to or from the NS32081 Floating-Point unit.

II = 4 always

The time required to transfer an integer value to or from the NS32081 Floating-Point Urit. Byte:  $\Pi\!=\!2$ 

E ONIC	Word: Double-word:
TABLE B-5. CASE TEA	
TABLE B-8. 3E TEA	
Floating-Point Instruct TOPD TOP1 Ti	
TOP1	
Instruction Ti T	•
TOPD TOP1 TI TI TCY	
•	

	TAE	TABLE B-5.	Floating-Point Instruction	Point I	Biructio		Execution limes
SONIC	CASE	TEA	TOPD	TOPI	=	1	TCY
		3	2	•	•	21	23
-		٠ ،	• !	•	•	•	27
		-	-	•	•	_	23
	₹ :	•	-	•	•	-	27
I. SUBI	*	2	으	•	•	ట	2 6
	₽₽	•	•	•	•	- •	3 3
	₩P	-	-	•	•	<u> </u>	7 6
	\$	-	21	•	•	2 !	3 7
	<b>₩</b>	2	으	•	٠	<u> </u>	20.14
	\$	•	•	•	•	- •	30.1
	Š	-	_	•	•	2 -	3 5
	Â	٠.	2	•	•	2 2	55.35
	*	Ŋ	2	•	•	· <u>·</u>	100.00
	\$	• •	<b>.</b> ·	•	•	-	55+301
	Š	• -	<u>.</u>	•	•	2	55+301
NECT	Ê	-	2 !	•	•	24	૪
1,111.01		• .	•	•	•	•	24
	<b>*</b>	-	-	•	•	_	8
	\$	•	-		•	: -	
-	₹.	-	21	•	•	2	5
	ş	•		•	•	- •	5 6
	Ś.	_	-	•	•		<b>3</b> (
	æ	_	-		•	- د	3 6
ፍ	<b>*</b>	-	· ca			٠,	27
	3	٠.	., ·	•	•	~	ឌ
	0	-	- r	•	•	-	27
ē	<b>*</b>	_	. ب	•	•	ပ	2
- 1	\$	•		•		. •	3 8
	Š	-	_		•	<b>.</b> -	* *
	ŝ	•	۰ ۸	• •	٠ .	- •	ខ
=	\$		-		٠.	•	<b>ኤ</b>
100			- •	٠.	<b>-</b>	-	ន
NUB, INCROS		• -		_	-	•	8
L CHE	È	•	_		•	_	: 5
4		•	•			-	ă

\$

# List of Illustrations (Continued)

	T lesson Cinnel D
NMI Interrupt Signal Timing4-19	Mi Interrupt Signal Tii
4.18	on-Power-On Reset
Power-On Reset4-17	ower-On Reset
Clock Waveforms4-16	ock Waveforms
nterlocked Bus Cycle4-15	terlocked Bus Cycle
telationship of PFS to Clock Cycles4.14	elationship of PFS to
SPC Timing	C Timing
Slave Processor Read Timing4-12	ave Processor Read
Slave Processor Write Timing4-11	ave Processor Write
s (nitially Idle)4-10	DLD Acknowledge (Bu
OLD Acknowledge (Bus Initially Not Idle)4.9	DED Acknowledge (Bus

#### List of Tables

### I'A LIANACI HIIAIIIBIIAH

## 1.1 N932FX18 SPECIAL FEATURES

in addition to the above National Embedded System processor features, the NS2FX16 provides features that make the device extremely attractive for a wide range of applications where Orgital Signal Processing graphics support, low chip count, and low power graphics support.

The most relevant of these features are the enhanced Original Signal Processing performance, which makes the chip very atractive for usage in facsimile, and the graphics support capabilities, that can be used in applications such as primers, CRT terminals, and other varieties of display systems, where lest and graphics are to be handled.

SOITPS

Graphics support is provided by eighteen instructions that allow operations such as BitBLT, data conversation/expansion, fills, and line drawing, to be performed very efficiently. In addition, the device can be easily interfaced to an external BitBLT Processing Unit (BPU) for high BitBLT performance.

The NS32FX16 allows systems to be built with a relatively small amount of random logic. With the relatively small amount of random logic. With the attention to the highly optimited to allow simple interfacing to a large variety of RAMs and paripheral devices. All the relevant bus access and paripheral devices. All the relevant bus access agnets and clock signals are generated on-chip. The cycle extension logic is also incorporated on-chip.

The device is labricated in a low-power, double metal, CMOS technology. It also includes a power-save feature that allows the clock to be slowed down under software control, thus minimizing the power consumption. This feature can be used in those applications where power saving during periods of low performance demand is highly desirable.

The bus characteristics and the power save feature are described/in the "Functional Boscription" section. A description of the FAX Accelerator Module is provided in Section 25, Augmental overview of Briff. I operations and a description of the graphics support instructions is provided in Section 24, Donails on an the NS32FX16 instructions can be found in the NS32CG16 Printer instructions can be found in the NS32CG16 Printer Display Processor Programmer's Reference Display Processor

Bolow is a summary of the instructions that are directly applicable to graphics along with their intended use. Instruction

Application

#### Instruction

RIAND
The BiBLT group of instructions provide
RIFOR a method of quictly imaging characters.
RIFOR creating patients, windowing and other
RINXOR block oriented effects.
RISTOD
RITHT
EXIBLT

Move Multiple Pattern is a very last instruction for clearing memory and drawing patterns and knes.

Processor Status

Configuration

PSR

MVVM

Tost Bil String will measure the length of 1's or 0's in an image, supporting many data compression methods (RLL), 10:TS may also be used to test for boundaries of images.

SIR

#### SBITS Set

Application

Set flit Sining is a very fast Instruction for titling objects, outline characters and drawing horizontal lines. The CALLY and SITS instructions support ... a CCLLY standard for compression algorithms used by Group 3 and Group 4 Incsimile machines.

Sot Bit Perpendicular String is a very fast instruction for drawing vertical, horizontal and 45° lines, in printing applications SBITS and SBITPS may be used to express portrait and landscape respectively from the same compressed font data. The size of the character may be scaled as it is drawn.

•

The Bit Group of instructions enable single pixels anywhere in memory to be set, cleared, lested or inverted.

필요되

The INDEX instruction combines a multiply-add sequence into a single instruction. This provides a last translation of an X-Y address to a pixel relative address.

## 2.0 Architectural Description

#### 2.1 REGISTER SET

The NS32FX16 CPU core has 17 internal registers grouped according to function as follows: 8 general purpose, 7 address, 1 processor status and 1 configuration. Figure 2-1 shows the NS32FX16 internal registers of the CPU core.

Besides the CPU core registers, the NS32FX16 also has 6 registers, FAX Accelerators and 384 byte RAM which can be accessed as memory-mapped VO. Refor to section 2.5 for more details.

### Address General Purpose 32 Dits - 32 Dits

	<b>W</b> 00	INTRASE	SB	693	SPI	SPO	8	94,044
H/	R6	75	2	8	R2	P	8	

FIGURE 2-1. NS32FX16 Internal CPU Core Registers

						_	_						••					_	_																		_					_							_		_	<u></u>	
IBOX	IIAM	11811	SVC	SUIII'I	SUNC	SUD	RIAS	SKI'SI	Current	OVI.O	SCICLO	030135	41015	SIIII	2740	SAVE	2	101						HOIS-HI	N C	2 9	2	200	SON C	NEG	MUNIC	L CMANON	MICAN	MOV/INC	(MXVOW	WIXVOM	DEXAM	TSVON	NOVS	SAOW	MOVO	WACM	MOV:	CKOM	Wf. h	LSI	CLAF	JUMIJ	IISC	ISSN	Z.	Z	MNEMONIC
2/1/0	•	2/1		2	2/1/0	2/1/0	-	1	†		†		2/1	2			1	1	,						~	٠,	21/6	~		~	~	~	~	~	~	~	~	•		·	ìò	2	2/1/0	2	2	2	-		-	2	-	~	<b>V31</b>
	•	ã		ŀ		1	1	]	ļ				26	20		$\cdot$	$\cdot$		-	$\cdot$	-			$\cdot$	•	·			·		·	·	-	-	·	-	-	-		ŀ	ŀ	ŀ	Ŀ	ŀ	ŀ	-	ŀ		·				ПОРВ
			-			1	1				$\cdot$					$\cdot$		-		2	3	•								·		-	-		-	-	·	·		ŀ	ŀ	Ŀ	ŀ	ŀ	Ŀ	Ŀ	ŀ	Ŀ					1 MdOL B
·		1			1	1			·				٠			9		~		2	J	1		2				·			$\cdot$	-		-	-		-	$\cdot$		ŀ	ŀ	ŀ	ŀ	Ŀ	ŀ		ŀ	ŀ	-	~		2	
0/1/C			-	,	١	ONLY	0/1/6	-	3		2		-	-					2					•	3	IJ	0/1/0	2		2	3							2°n		اد	ā	3 2		2			- ا		-	-	-	-	10PI 04O
3/4/4		\$	1	5	2 2	3/4/4	24/4	21.27	30'n 51		27'n+51	15	15/7	155		4'0+13	-	27.6	14.45	35%41	39%45	32		5'n+12	57-62	49.55	3/4/4	5	3	5	15	5	5	5	6	6	6	27'n+54		24.0.54	.   ;	30	3.0.20	17.7	277	27 7	14.45	رد وا	3,0	29.49	28.96	29.39	
ŀ		·	1	1	1	•	1	-	·		•	·	1	T		•	9/10	·	ŀ	F	1	1	Γ	•	ē	6			Ī	ē	5				1	ŀ		ŀ			$\cdot$		$\cdot$	-[	5	16	·	•			1		<u> </u> -
ATMP/AMICTALITY	interrupt/reset	? - USINI BS	<am>/<xil></xil></am>		no carryicarry	M ZHYZHJIZ	<iiii><iiii><iiii></iiii></iiii></iiii>		Translated	translated	n-# of elements, not		CHINACHIA	<4 chita	saved	n-# ol general registers	_	1					registers restored	n-# of general			CHINDACHINA CHINA											Translated	M option in effect	B. W and/or	Soe graphics instructions	AMXIII)	n = # pl elements in block	<im>/<mix<rii></mix<rii></im>							HOIG IN COURSE	hold in money	NOTES

# ppendix B: NS32FX16 Instruction Timing (Cantinued)

# TABLE 8-4. Instruction Timing Parameters

	ē	25	~		1		·	Y.
<hind <iii)<="" td=""><td> -</td><td>1//9</td><td>_</td><td></td><td></td><td>20</td><td>2</td><td>1</td></hind>	-	1//9	_			20	2	1
no trabulab	1	6/44		0/3	0/4	·	1	S
	2	24.28	-			~	~	Š
	1	26.36	1	-			~	SIX
held in register	ŀ	17.51	-	·		-	~	Ž
held in memory	•	19-29	-	-		1	~	ř
restored		5'0 + 1/	•	7		·	·	XIT
Savoo							1	
n = # ot goneral registors	ŀ	4'0 - 18	·	201	·		•	NICH
	5	89.85	3				~	Ž
		3%7			$\cdot$		1	Ē
CHINACHIA	ē	28/21	55.	,			21	Ĉ
	1	13%18		3	ပ		-	Š
	Ŀ	15%21		•	Ü			¥
	Ŀ	-		-	·	·	~	¥
	ŀ	-	2				~	Q.
iransialed		38.0+53	2'0	·		3	-	Scm
not Translated		20 11	2.0		•	•	•	SAIM
CMX <n2< td=""><td>ŀ</td><td>2</td><td>1/0</td><td></td><td>•</td><td></td><td>õ</td><td>Š</td></n2<>	ŀ	2	1/0		•		õ	Š
n - # or elements in proce		9'n + 24	2.0			•	~	Mem
CIMIN CHINA	Ŀ	u	2/1/0				21/0	Š
hgh/low/ok	Ŀ	7/10/11	3			.	~ !	E S
<am>y<aft></aft></am>		15/7	-			20	2 5	
<am>/<ar></ar></am>		197	-		$\cdot \Big $	3	<u>.</u>	AVE
		47.9	-	$\cdot$				21
		6%16		-			-	1
	•	9%	-		ŀ		ŀ	15
	1	40		٠.	<u> </u>		-	ISPSAW
		775.01				-	-	ISPSAB
	1	100,00		ŀ	-		-	ICPSHW
	ŀ	18%22			·	-	-	ICPSNB
<xm3 <hh5="" <mh3=""></xm3>	Ŀ	24/4	3/1/0				2/1/0	IC.
no branch/branch	·	7/6%10	·	·				cond "
	·	14-45	2			-	,	SE S
<xm>/<mity<fill></mity<fill></xm>		3/4/4	0/1/0			1	2)	(AUX)
<*M>Zelill> <td></td> <td>6</td> <td>-</td> <td></td> <td></td> <td>1</td> <td>-  </td> <td>101</td>		6	-			1	-	101
<un>/<ul></ul></un>		2/3		5			3 8	
<mx<fl></mx<fl>		82	2/0	·		·   ·		1
no carry/carry	_	16/18	3		1	1	, 01/2	Ö
<pre></pre> <pre>&lt;</pre>		3/4/4	0/1/0			1	1	O.
<#M> <mithalities< td=""><td>-</td><td>2/4/4</td><td>3/1/0</td><td>. .</td><td>1.</td><td>ŀ</td><td></td><td>Ç</td></mithalities<>	-	2/4/4	3/1/0	. .	1.	ŀ		Ç
<il>il&gt;, no brancivbranch</il>	1	18/1/%27	. ,	· ·	1	ŀ	-	Ē
M> no branch/branch		KASINJI OVE	1	-	-	ŀ	~	IS
arc approx = 0	1		,   5	970	Ç A	1008	┞	NEMONIC TEA
20.55	_	ב	1001	1000	•			

# 2.0 Architectural Description (Continued)

## 2.1.1 General Purpose Registers

registers are free for any use by the programmer. They are 32 bus in length. If satistying the high speed general storage requirements, such as holding temporary variables and addresses. The general purpose There are eight registers (RO:R7) used satisfying the high speed general store part of the register is used; the high part is not general purpose register is specified for an operand that is 8 or 16 bits long, only the low referenced or modified. 5

### 2.1.2 Address Registers

processor to implement specific address functions. Except for the MOD register that is 16 The seven address registers are used by the description of the address registers follows. bits wide, all the others are 32 bits.

PC-Program Counter. The PC register is a relerence memory in the program section. currently being executed. The PC is used to pointer to the lirst byte of the instruction

subroutines and interrupt and trap service routines. The SP1 register points to the lowest address of the last item stored on the USER is normally used only by the operating system. It is used primarily for storing temporary data, and holding return information for operating system SPO. SP1—Stack Pointers. The SPO register points to the lowest address of the last item sloved on the INTERRUPT STACK. This stack programs to hold temporary data and subroutine STACK. return information. This stack is used by normal user

When a reference is made to the schoded Stack Pointer (see PSR S.bit), the terms 'SP Register or 'SP' are used. SP refers to either SPO or SP1, depending on the solling of the S bit in the PSR register. If the S bit in the PSR is 0, SP rates to SP0, if the S bit in the PSR is 1 then SP rotors to SP1.

by a procedure to access parameters and local variables on the stack. The FP register is set up on procedure entry with the ENTER instruction and restored on procedure termination with the downward in memory. A Push operation pre-docroments the Stack Pointer by the operand Stacks in the Sories 32000 family grow Stack Pointer by the operand longth. FP.Frame Pointer. The FP register is used A Pop operation post-increments the

z

the global variables of a module. global variables of a software module. occupied by the old contents of the frame pointer. The frame pointer holds the address in memory holds the lowest address in memory occupied by register is used to support relocatable global variables for software modules. The SB register SB—Static Base. The SB register points to the

EXIT instruction.

INTBASE—Interrupt Base. The INTBASE

> address of the module descriptor of the curronlly eroculing software module. The MOD register is 16 hits long; therefore, the module table must be contained within the first 64 Kbytes of memory. MOD-Module. The MOD register holds the

## 2.1.3 Processor Status Register

information for the microprocessor. The Processor Status Register (PSR) holds status

oight-bit halves. The low order eight bits are accessible to all programs, but the high order eight bits are accessible only to programs executing in Supervisor Mode. The PSA is sixteen bits long, divided into two

# FIGURE 2-2. Processor Status Register (PSR)

- C The C bit indicates that a carry or borrow, occurred after an addition or subtraction instruction. It can be used with the ADDC and SUBC instructions to perform multiple precision, integer arithmetic calculations. It may have a selling of 0 (no carry or borrow) or 1 (carry or
- to 1, a TRC trap is executed after every instruction (Section 3.7.6). The I bit causes program tracing. If this bit is set
- In Illuating-point comparisons, this bit is always unsigned integers. Otherwise, it is set to "O" operand, when both operands are interpreted as In a comparison instruction the L bit is set to "1" if the second operand is less than the first The L bit is altered by comparison instructions cleared
- カムス Reserved for use by the CPU.
- fluseryed for use by the CPU.
- arithmetic instructions use allored by many instructions (e.g., arithmetic instructions use it to overflow) The F bit is a general condition flag, which is indicate integor
- in a comparison instruction, the Z bit is sol to 17-if the second operand is equal to the first operand; otherwise it is set to "0". The Z bit is altered by comparison instructions.

7

be executed. If the U bit is "0" then all instructions may be executed. When U = 0 the processor is said to be in Supervisor Mode; when U = 1 the processor is said to be in User Mode. A User Mode program is restricted from executing certain instructions and example, a User Mode program is prevented from accessing certain rogisters which could Il the U bit is "1" no privileged instructions may as signed integers. Otherwise, it is set to "O". operand, when both operands are interpreted "1" if the second operand is less than the lirst The N bit is altered by comparison instructions. In a comparison instruction the N bit is set to interfore with the operating system.

c

trusted part of the operating system, hence it A Supervisor Mode program is assumed to be a has no such restrictions.

register) or 1 (use the SP1 register). hit is eutomatically cleared on interrupts and SP1 register is used as the Stack Pointer. The The S bit specifies whether the SPO register or The P bit prevents a TRC trap from occurring

ø

II L-1, then all interrupts will be accepted. If I-0. 3.76). It may have a setting of 0 (no trace pending) or 1 (trace pending). more than once for an instruction (Section

7


only the NMI interrupt is accepted. Trep enables are not affected by this bit. Reserved for use by the CPU. This bit is set

to 1 during the execution of the EXTOLT to 1 during the execution of the EXTOLT to 1 during the execution of the EXTOLT the GPÜ signal is set high. become active. Upon reset, B is set to zero and

Here: when an interrupt is echnomizeded, the B. I. P. B. and U. bits are set to zero and B. I. B. EO atjent in one high A return the B. EO atjent in the beautiful testure the original radius from interrupt will resture the original radius from the copy of the P.S.R. register seved in the interrupt stack.

#### 2.1.4 Configuration Register II BIBLY (88) instructions are executed in an interrupt rousine, the PSR bits J and K must be cleared but

a bits are implemented. The implemented bits enable various operating modes for the CPU, including of CFG is shown in Figure 2-3. The various control bits exceptions and selection of clock scaling factor. CFG byprogrammed by the SETCFG instruction. The format execution of theating-point instructions, processing of The Configuration Register (CFG) is 8 bits wide, of which are described below



# FIGURE 2-3. Configuration Register (CFG)

- (1 = 0) or vectored (1 = 1) mode. Refer to Section maskable interrupts are handled in nonvectored interrupt vectoring. 3.7.3 for more information. This bit controls whether
- instruction, a Trap (UND) occurs. If this bit is 1, execute floating point instructions. If this bit is 0 Floating-point instruction set. This bit indicates Clock scaling. This bit is used in conjunction with necessary operands to the FPU using the slave then the CPU transfers the instruction and any when the CPU executes a floating-point whether a floating-point unit (FPU) is present to processor protocol described in Section 3.8.1.
- റ the C bit to select the dock scaling factor.
  Clock scaling. Same as the M bit above. Refer Section 3.2.1 on "Power Save Mode" for

## 2.2 MEMORY ORGANIZATION

the right and the highest address on the left. Also, Unless otherwise noted, dingrams in this document memory location is a byte consisting of eight bits location is called an address. The contents of each and anding at 274 - 1. The number specifying a memory locations are numbered sequentially starting at zero Mbyle (24-bit address) linear address space. Memory The NS32FX16's external address space is a uniform 16 dingram, the least significant bit is given the number zero, and is shown at the right of the diagram. Uits are the top of the diagram and the highest address at the show data stored in momory with the lowest address on bottom of the diagram. When bits are numbered in a when data is shown vertically, the lowest address is at numbered in increasing significance and toward the loft.



#### Byte et Address A

the lower address, and the most significant byte of the the address of a word is the address of its least word is stored at the next higher address. In memory noted, the least significant byte of a word is stored at Two configuous bytes are called a word. Except where significant byte, and a word may start at any address.

¥94	BSM	۸٠١	5 ·
Ward at. Address	LSB	>	8 7 0

word of the double word is stored at the addross two higher. In memory, the address of a double word is the address of its least significant byte, and a double word is stored at the lowest address and the most significant where noted, the least significant word of a double word Two conliguous words are called a double-word. Except may start at any address.

۲۰۵	<u>.</u>
A • 2	24 22 16
>	15 0
SS >	7

Double Word at

Š

#### Address A

organized as words. Therefore, words and doubleand double-words that are not so aligned (multiples of two) are accessed more quickly than words words that are eligned to start at even addresses Aithough memory is eddressed as bytes, it is actually

# 8.3.3 Calculation of Total Execution Time

TEX is obtained by performing the following steps:

1) Find the desired instruction in the table.

numbors in the table and the equations given on the

precoding page.

### B.3.4 Notes on Table Use

calculated. If the value in this column is less than the because one or both operands are in registers and the number of general operands in the instruction, this is indicate the number of effective addresses to Values in the TEA column (see Tables B-4 and B-5) instruction has an optimized form which eliminates TEA

is not generally useful. The most accurate technique instruction queue after n1 clock cycles n1%n2 means that the Instruction flushes the n 1-n2 means n1 minimum, n2 maximum. value n2, indicating the total number of clock cycles nonsequentially fetches the next instruction. n1+10 (including the memory cycle). If more memory cycles are required, the value is n1+5+4\*m, where m for determining such timing depends on the size and read in one memory cycle, then the execution time is Instruction, plus Index bytes. If this portion can be alignment of the basic instruction portion of the next 킇

may have multiple values, separated by slashes, corresponding to the alternatives. The notations are: entry which is affected by the form of the instruction instruction which affect the execution time. A table brackets <> indicate alternatives in the form of the in the Notes column, notations held within angle

**\$** 

Register-to-Memory form Jomany to Memory form

**₹** 

Momory form Angister Jorn.

Calculate the values of TEA, TOPI), etc., using the

Is the execution time (TEX) in clock cycles. The result derived by adding together these values

in the L column, multiply the entry by the operation length in bytes (1, 2 or 4). for such operands.

In the TCY column, special notations, sometimes : reodda

is the number of memory cycles required.

B.3.5 Example of Table Usage AN V either Register to Momory Ingistor-to-Hagistar form Memory-to-Hogister form

Calculate TEX for the Instruction: CMPW Ro, TOS. exMs case as given in the Notes column ( exMs meaning table values must be used corresponding to Operand A is in a register; Operand B is in memory. The "anything to memory"). 7

Only the TEA, TOPI and TCY columns have values assigned for the CMPI instruction; therefore, they are the only ones that need to be calculated to find TEX. The blank columns are irrelevant to this instruction. The TEA column contains 2 for the <xM> case. This

calculated for both operands. (For the <MR> case, the means that effective address times have to the Memory operand TEA is necessary.) From Register operand requires no TEA time; therefore, only equations: TEA (Register mode) = 2. 9

each operand is read once, for a total of two operand yansiers to or from memory. For a Compare instruction, The TOPI column represents potential operand Total TEA = 2 + 2 = 4. TEA (Top-of-Stack mode, read access class) = 2.

transfers TOP! (Word, Register) = 0.
TOP! (Word, TOS): TOPW = 3 (assuming aligned, no

Total 10P1-3

TCY is the time required for internal operation within the CPU. The TCY value for this case is 3. TEX - TEA + TOPi + TCY - 4 + 3 + 3 - 10 machine cycles.

If the CPU is running at 15 NHz, then a machine cycle (dock cycle) is 66 ns. Therefore, this instruction takes 10 x 66 ns, or 660 ns to execute.

# Appendix B: NS32FX16 Instruction Timing (Continued)

#### CAOL MAOL B.3.2 1070 8.3.3 ਰ 졍 ፳ 901 MADI Ē 「럿 뎧 용 Definitions Equations The time needed to read or write a memory operand, where the operand size is given by the operation length of the instruction. It is always equivalent to either TOPB, TOPW or TOPD. operand, this includes the letch of that operand. Internal processing overhead, in clock cycles. The time needed to read or write a memory double-word The time required to calculate an operand's effective address. For a Register or Immediate derived by multiplying this value by the number of bytes in the operation length. knernal processing whose duration depends on the operation length. The number of clock cycles is The time needed to read or write a memory word. The time needed to read or write a memory byte. If operand is in a register or is immediate then TOPW = 0 If operand is in a register or is immediate then TOPB=0 else TOPB = 3 If operand is in a register or is immediate then TOPD = 0 If I (operation length) = byte then L = 1 TCY-1 and TI2 = TEA of the basemode except: if basemode is HEGISTER then TI2 = 5 II SCALED INDEXED addressing than TEA = Til + Ti2 where Til dopends on scale factor: il EXTERNAL addressing then TEA = 11 + 2 \* TOPO II TOP OF STACK addressing then If operand is in a register or is immediate then TOPi = 0 asis (i = double-word) L = 4 I REGISTER addressing then TEA = 2 II INAMEDIATE or ABSOLUTE addressing then TEA = 4 II REGISTER RELATIVE or MEMORY SPACE addressing then TEA = 5 II MEMORY RELATIVE addressing then TEA = 7 + TOPD else TOPO else il word-aligned (even address) then TOPD = 7 else TOPW - 7 else (i = double-word) then TOPi = TOPD else if i = byte then TOPi = TOPB else if i = word then TOPi = TOPW else if word-aligned (even address) then TOPW = 3 If access class - write then TEA - 4 If access class - read then TEA - 2 else il I = word then L = 2 if quad-word indexing TI1 = 10 else TEA = 3 il basemode is TOP OF STACK then TI2 = 4 I double word indexing TII = 8 byte indexing Til = 5 word indexing Til = 7

# 2.0 Architectural Description (Continued)

### 2.2.1 Addressing Mapping

Besides addressing the 16 Mbyte (24-bit address) extornal memory space, the NS2FX15 can also nodross 4 Cibytes (32-bit address) of its on-chip address 4 Cibytes (32-bit address) of its on-chip momory space (soe Figure 2.4). However, the upper 8 momory of processor. They are used only on-cutside the microprocessor. They are used only on-chip to access memory-mapped UO (RAM and chip to access memory-mapped UO (RAM and chip to access memory-mapped upper (RAM an

When accessing external memory, the address bits 24 to 31 (available on-thip only) should be kept zero.

#### MORESS (HEX)




FIGURE 2-4. NS32FX16 Memory Organization

#### 2.2.2 Dedicated Tables

Two of the NS32FX16 dedicated registers (MOD and INTINASE) serve as pointers to dedicated lables memory.

pointer.

٠F

The INTRASE register points to the Interrupt Dispatch and Cascade Tables. These are described in Section

Table, whose entries are calted Module Descriptors. A Module Descriptors are calted Module Descriptors. A Module Descriptor contains four pointers, three of which are used by the NS32FX16. The MOD register contains the address of the Module Descriptor for the currently running module. It is automatically updated by the Call External Procedure instructions (CXP and CXPD).

The format of a Module Descriptor is shown in Figure 2-5. The Static Base entry contains the address of static data assigned to the running module. It is loaded into the CPU Static Base register by the CXP and CXPD instructions. The Program Base entry contains the address of the first byte of instruction code in the module. Since a module may have multiple entry points, the Program Base pointer serves only as a reference to find them.





FIGURE 2-5. Module Descriptor Format

The Link Table Address points to the Link Table for the currently running module. The Link Table provides the information needed for:

- Sharing variables between modules. Such variables are accessed through the Link Table via the External addressing mode.
- Transferring control from one module to another.
   This is done via the Call External Procedure (CXP) instruction.

The format of a Link Table is given in Figure 2-6. A Link Table Entry for an external variable contains the 32-bit address of the variable. An entry for an external procedure contains two 16-bit fields: Module and Offset. The Module field contains the new MOD) register Contents for the module being enforced. The Offset field is an unsigned number giving the position of the entry is an unsigned number giving the position of the entry point relative to the new modulu's Program Dase

For further details of the functions of these tables, see the Series 32000 Instruction Set Helerence Manual.



#### 2.3 INSTRUCTION SET

### 2.3.1 General Instruction Format


on the instruction and the addressing modes selected. set of optional extensions, which may appear depending Opcode and up to two 5-bit General Addressing Mode ("Gen") lields. Following the Basic Instruction held is a instruction is one to three bytes long and contains the Embodded System Processor Instruction. The Basic Figure 2.7 shows the general formal of National's

Index Byte specifies which General Purpose Register to use as the Index, and which addressing mode calculation specify Scaled Index. In this case, the Gen field specifies only the Scale Factor (1, 2, 4 or 6), and the constants) or immediate values associated with the Index Bytes appear when either or both Gen lields Index Byles come any displacements (addressing selected addressing modes. to perform before indexing. See Figure 2-8, Following the

Each Disp/Imm lield may contain one of two displacements, or one immediate value. The size of a Displacement held is encoded within the top bits of that are stored most-significant byte first. Opcode told. Both Displacement and Immodiate fields size of an immediate value is determined from the Interpreted as a signed (two's complement) value. liold, as shown in Figure 2-9, with the remuining bits interpreted as a signed (two a complement) value. The

representation of data (Section 2.2). Note that this is different from the memory

associated with addressing modes. Any such extensions appear at the end of the instruction, in the order that they appear within the list of operands in the immediates and/or displacements, apart from those Some Instructions require additional "implied" instruction definition (Section 2.3.3).



## B.3 NS32F

#### B.3.1 As

interference from instruction prefetches, which is the instructi Immediate ( The entire

execution. In the case of an operand of access It is assumed that all memory operand transfers are completed before the next instruction begins timing estimate in an optimistic direction.

is ignored. This assumption tends to affect the very dependent upon the preceding instruction(s).

> N O P the Write

fetch of Operand B occurs in parallel with execution phase of the instruction. effective address calculation of open ween the with the leich o ences o and the ₹

consideration when they affect in struction timing, and a range of times is given. Where this is not done, the Where possible, the values of operands are taken into worst case is assumed.

3

### TABLE 8-3. Average Execution with Wait States NUMBER OF CYCLES

INSTRUCTION	NUMBER OF CYCLES
nnon	42 + ((107 + 2 * Twolitbil) + (44 + Twolitbil) * (wroth - 2)  * horoth
DOXELL	44 + ((107 + 2 - 1) the rate of the restriction of
CINADIO	45 + ((111 + 2" (wmitot) + (44 + (wmitot) (wmitot) - 21) * height
IN OH	48 + ((74 + 2"   Wonder) + (56 + Twenthyl) " (widt) - 2) " height
nnsiou	66 + ((170 + 2   Walloll) + (60 +   Wallord   Twallord
TWILE	shit = 0, 16 + I Walloud + I W
I	shift = 1 - 5, 25 + 1 Wellow Twalfold + Twalfwrd)), width, height (pre-read)
EXTBLT	35 + (13 + (12 + (Twaitrd5 + Twaitrdd + Twaitwrd))* width)* height (no pre-read)
W.DAWAOM	II (Twaitwr > 1)
	16 + 7 * RZ + (Twaitwr - 1) * RZ
	else
	16 + 7 * PZ + 0
DOMADO	16+8*R2+Tw8iwr*R2
TOIT	(27 + Twaitrd) per bit tested
SHIS	#R2 <= 25
	39 + (2"   Waltrid + 2"   Waltrid + 2"   Main (2)
	else
SOITP	8 + (34 * R2) + ((Twaitrdd + Twaitwrd) * R2)
BSVOM	# Twsitwr > 12 so.rra-tpo).rr-R0*41+((Twaitwr-12)+Twaitd)*R0
	59+(14'R0)+(2'R0'4)+(Twaird'R0)
MSVOM	# Twellwr > 12
	234) to Mily to a system and a system at 1986
	else 59+(14°R0)+(2°R0°4)+(Twalpd°R0)
OSVOM	II Twaitwr > 4
	59-(10-R0)+(Z'R0'8)+((( waster-4) 2)+( waster 2) 172
	else 50_(10:50)_[2:50:8]+[(Twahd'2):FIO)
	33+(10 m)/r(n m o) (1 m m o o o o o o o o o o o o o o o o o
B.3 NS32FX16 TIMING	GENERAL INSTRUCTION class row in memory, this is pessimistic, as in teams for occurs in parallel with the execution next instruction.
B.3.1 Assumptions	
The entire instruc	
immediate operan	Immediate operands, is assumed to be present in microcode. Into is present an increased a congrestly occurs in parallel w
The sustanction doese when two con-	

# Appendix B: NS32FX16 Instruction Timing (Continued)

Note that the EXTBLY instruction is not affected by the destination data (16 bits). For shifts greater than 0, they still must read and write a double-word of data (32 bits). shift of 0 bits by reading and writing only a word of the BITWT and BBFOR instructions, however, optimize a BDAND, BBFOR, BITWT) with a shift of 0 to 8 bits. The time for the BitOLT Instructions (BBOR, BBXOR, The formulae in the table give the average execution B.2.3 Calculating the Effects of Shift Values Strift amount

Shits of greater than 8 bits add 1 clock per bit of shift over 8, per word of data read. For example, the BBOR with a shift of 15 bits yields the following formula:

42 + (107 + 44 \* (width - 2)) \* height + ((shift - 8) \* width

Inserting the previous example of the 10 by 50 BBOR 45 + (107 + 44 \* (10 - 2)) \* 50 + ((15 - 6) \* 10 \* 50)

42 + (107 + 352) \* 50 + (7 \* 500) = 26,492 clocks or 1.77 msec @ 15 MHz

This represents the "worst case" time for this instruction, since a shift of greater than 15 bits can be handled by moving the source and destination pointers The "best case" and "average case" times for most by 2 bytes and adjusting the shift emount.

Instructions are the same, due to reading the destination data during the shifting of the source data. Embedded System Processor. This parallel operation is a feature of National's

is a shift of zero bits. This is due to further internal optimization of these instructions, realizing that only a shift of zero is specified. The "best case" for the BITWT and BBFOR instructions word of the destination data needs to be operated on if a

shilts greater than 8 bits. Table 8-2 shows the expected timing information 로

	EXTOLT	BBSTOD	BOFOA	CHARGE	BOXOR	INSTRUCTION BBOR
read) 35 + (11 + 13 * width) * height (no pre- read)	28 + (shift - 8) 35 + (17 + 13 * width) * height (pre-	66 + (170 + 60 * (width - 2)) * height + ((shift - 8) * width * height)	48 + (74 + 32 * (width · 2)) * height +	45 + (111 + 44 * (width · 2)) * height +	44 + (107 + 44 * (width · 2)) * height +	NUMBER OF CYCLES 42 + (107 + 44 * (width - 2)) * height +

8.2.4 Calculating the Effects of Wall States operation. This means that wait states can be added to write bus access from the TCY of the instruction, since System Processor, calculation of the effect of wait states is rather difficult. As an example, in the MOVSi Since the new NS32FX16 instructions make use of the byles (264,000 double-words) executes in: MOVSD. At zero wail states, a MOVSD of 1,056,000 for MOVSB and MOVSW, and 4 wait states on writes for instruction, up to a maximum of 13 wait states on writes write cycles without changing the execution time of the updating the pointers occurs in parallel with the write state on write operations subtracts 1 clock cycle per adds 1 clock cycle per read bus access. Each wait instruction group, each wait state on read operations pipelined reads and writes of National's Embedded

30 + (10 \* 264,000) + (2 \* 264,000 \* 8)

maec@15 MHz 30 + 2,640,000 + 4,224,000 = 6,864,030 clocks or 458

With two wait states on read and write (Twaitrd = 2 and Twaitwr = 2) — see Table B-3 — the time becomes:

30 + (10 \* 264,000) + (2 \* 264,000 \* 8) + 0 + (2 \* 2)

30 + 2,640,000 + 4,374,000 + 1,056,000 = 7,920,030

Instructions that have shift amounts, such as BBOR. BBXOR, BBAND, BBFOR and BITWT, make use of the parallel nature of National's Embedded System Processor by doing the actual shift during the reading of the overall time. For example, the lotal execution time for a BBFOR operation, shifting 8 bits with 2 wait states instructions are able to strift further, without impacting there are wall states on read operations, these the double-word destination data. This means that if RISFOR operation shifting by 12 bits. This is because a on read operations, is the same execution time as for a clocks or 528 mass @ 15 MHz

Note that in Table B-3, Twaitrds refers to the reading during the destination 1924.

Is not valid for more than 4 wait states, because at 4 destination rand takes 4 dock cycles longer than a no-

wait states all possible shift values (0 - 15) are "hidden" wait state double word read does. Note that this effect

of the Source date, or of the table data used for a particular instruction. Twelfred refers to the reading of the Destination data, or of the data on which to be instructions with wait states. Again, this is the avorage operated. Table B-3 shows the expected timing of execution time, using a shill 으

Twaitwrd). This represents one BitBLT transfer, which Twaitbit is equal to (Twaitrds + 2 \* Twnitrdd + 2 \* makes the following equations easier

# 2.0 Architectural Description (Continued)

GEN. ADDR. MODE	7
NEG. NO.	2 0

FIGURE 2-8. Index Byle Format







#### Range (Entire Addressing Space) Double Word Displacement:



FIGURE 2-9. Displacement Encodings

### 2.3.2 Addressing Modes

The NS32FX16 CPU generally accesses an operand by calculating its Effective Address based on information available when the operand is to be accessed. The mothod to be used in performing this calculation specified by the programmer as an "addressing mode."

optimally support high-lover taliquate access requires variables. In nearly all cases, a variable access requires Addressing modes in the NS32FX16 are designed to support high-lovel language accesses to

> therefore minimized. only one addressing mode, within the instruction that acts upon that variable. Extraneous data movement is

NS32FX16 Addressing Modes fall into nine basic types:

instructions, an auxiliary set of eight registers may be Register: The operand is available in one of the eight reterenced instead. General Purpose Registers. In certain Stave Processor

Register Relative: A General Purpose Register Address of the operand in memory. value from the instruction, yielding the Ellective contains an address to which is added a displacement

except that the register used is one of the dedicated registers PC. SP. SB or FP. These registers point to Memory Space: Identical to Register Relative above data areas generally needed by high-level languages.

generale the Ellective Address of the operand. Memory Relative: A pointer variable is found within the memory space pointed to by the SP, SB or FP register. A displacement is added to that pointer

immediate. The operand is encoded within the oporand is to be written. instruction. This addressing mode is not allowed if the

a displacement lield in the Instruction. Absolute: The address of the operand is specified by

entry of the current Link Table. To this pointer value is added a displacement, yielding the Effective Address External: A pointer value is read from a specified of the operand.

Top of Stack: The currently-selected Stack Pointer (SIYO or SP1) specifies the location of the operand. The operand is pushed or popped, depending on whether ls written or read

and adding into the total, yielding the final Effective multiplying any General Purpose Register by 1, 2, 4 or 8 mode, Scaled Indexing is an option on any addressing mode except Immediate or another Scaled Index. It Scaled Index: Although encoded as an addressing has the olloct of calculating an Elloctive Address, then Address of the operand.

Sarias 32000 Instruction Sat Rateranca Manual. For a complete description of their actions, see the Table 2-1 is a brief summary of the addressing modes.

auto-increment/decrement and warps or pitch In addition to the general modes, Register Indirect with available on several of the graphics instructions. 976

flogister O   Nagrstar 1	MODE ASS
Nov FO	ASSEMBLER SYNTAX
None: Operand is in the specified	EFFECTIVE ADDRESS

ENCODING

	Capter	Register 3 relative	01011
	disp(n)	HODISIES 7 LEISINA	01010
	disp(1)2)		9
	disp(H1)	Register & relative	3
•	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Hegister O relative	900
Disp + Register.	diap/00	Relative	Register F
	•	Hegister /	
	B7 ≈ F7	Negosiai o	00110
	76 or 76	Donislar	
	2 2 2	Register 5	000
	מל אי בע	Hegister 4	80100
	RA or F4		2
	12001	Register 3	3
	25.00	fingustor 2	00010
rogister.	117~ F7	Troughton .	00001
	E3 07 1-1	Donator 1	
Nonn Operand	300	Flogister U	00000
	Do 00 TO		Register

Memory F 10000 10001 10010	9111	0110	01101	9	01011	01010	01001	01000
Relative Fr St	₹.	2	æ	n.	2	H	<b>P</b>	H
Frame momory relative Stack memory relative Static memory relative	Registor 7 relative	Register 6 relative	Register 5 relative	Register 4 relative	Rogister 3 relative	Register 2 relative	Register I relative	Hegister U relative

disp(N6) disp(R4)

disp(F17) disp(PIS)

Reserved 10011	10000 10001 10010
(Reserved for Future Use)	Frame momory relative Stack memory relative Static memory relative
	disp2(disp1 (FP)) disp2(disp1 (SP)) disp2(disp1 (SB))

•
Absolute
3

**P**disp

S O

10101

9 10 10 10 <u>8</u>

**Immediate** 

enjaa

instruction queue. None: Operand is input from

mmediate

of stack
SO

Top of current stack, using oither at Link Table Entry number Disp! Disp2 . Pointor; Pointor is found

disp2

EXT (disp1) +

헣

Top Of Stack

1010

Externa Absolut

of stack	
2	
5	7

1001

8 Memory Space

modelRn.Ql	mode[Rn:D]	mode(Rn:W)	mode[Rn:B]
EA (mode) + 8 x Hn.	EA (mode) + 4 x Fm.	EA (mode) + 2 x Hn.	EA (mode) + Rn.

Index, double words

Index, quad words Index, words Scaled 1010

index

Index, byles

11011

Program memor) Static memory Stack memory Frame memory

disp(SB)

address generated using mode.	EA (mode) denotes the effective	within the Index Byte.	"Mode" and "n" are contained
mode.	fective		₹.

#### This chapter shows the expected timing of the NS32FX16 graphics instructions. Refer to Section B.1 INTRODUCTION

אף שיויים בי ייניבו אוי חופוו שרווייו

Twaitrdd

The number of wait states applied for a 5

As this is advance information, it is subject to change without notice.

#### B.2 ASSUMPTIONS

clock source, therefore, yields a cycle time of 65.67 ns. Since the C and M bits of the NS32FX16's configuration register control an on-thip clock divider, setting those bits divides the clock by 1, 2, 4 or 8 to give a cycle time (with a 30-MHz clock source) of 66.67, 133.3 ns. 266.7 ns and 533.3 ns. This first equivalent to one-half of the Input clock frequency present on the OSCIN pin of the NS32FX16. A 30-MHz section describes timing of the graphics instructions.

instruction prefetches is ignored, with the exception of the BITWT instruction, where a no-wait state prefetch is Included (four clock cycles). prosent in the instruction quoue, interference from When needed, the entire instruction is assumed to be

ransfer occurs in parallel with the execution of the RMW in memory, this is pessimistic, as the write execution, in the case of an operand of access class completed before the next instruction begins It is assumed that all memory operand transfers are

at address Disp 1 + Register.
\*Sp- is either SPO or SP1, as

Disp2 + Pointer; Pointer found

selected in PSR.

acceptable but causes the execution time of a given average case is assumed. All memory accesses are assumed to be word aligned. Non-word-aligned data is consideration when they affect instruction timing, and a range of times is given. Where this is not done, the

may be in RAM, each having a different number of wait the source data may be in ROM and the destination prediction of system performance when, for example states. The number of wait states refers to the number The variety of definitions that follows allows accurate WAIT pins of the NS32FX16, on a given byte or word additional clock cycles requested via the CWATT or

OSAOW MSAOW USAOW ALIUS

0+(34°R2) 59+(14°R0)+(2°R0°4) 59+(14°R0)+(2°R0°4) 59+(10°R0)+(2°R0°8)

#### 971 Definitions

	Twaitrd	8.2.1
Read operation.	The number of wait states applied for a	

	Wailwr	
Write operation.	The number of wait states applied for a	nead operation.

Tweitrds refers to the number of wait states applied for a table memory access (in the SBITS instruction, for example). The number of wait states applied for a Read operation on source data. This also

#### The cycle time is one T-state of the Series 32000 used. on an average shift of eight bits and a no-wait-s the execution time for the NS32FX16 instructions ba 7.00 St Tweitwrd system design. The "no option" of each instruction The Average Execution Time table (see Table 8-1) ij Š Tweithi The number of wait states applied for a Y the value used for BitBLT timing. operation on destination data. operation on destination data. The height of a BitBLT operation, in a The number of bits of shift applied. The width of a BitBLT operation, in words Twoitrds • Twnitrdd \* 2 • Twoltwrd

DIANO BOXOR 2002

INSTRUCTION

44 + (107 + 44 \* (width - 2)) \* height 45 + (111 + 44 \* (width - 2)) \* height 48 + (61 + 25 \* (width - 2)) \* height

42 + (107 + 44 " (width - 2)) " height

TABLE 8-1.

Average Execution Time NUMBER OF CYCLES

next instruction.

BOSTOO

Il shift = 0, 16

66 + (170 + 60 \* (width - 2)) \* height 48 + (74 + 32 \* (width - 2)) \* height

(pre-read) 35 + (13 + 12 \* width) \* height 35 + (19 + 12 " width) " height

instruction to increase. Where possible, the values of operands are taken into

MOVMPB.W

16 + 8 · FIZ

(no pre-read)

21185

27 per bit tested it R2 <= 25

ಜ

тетогу ассезз.

### 8.2.2 Interpreting the Table

complete the formula and evaluate. For example calculate the time for a 10-word wide, 50-line high BB( To calculate the execution time for a given instruction operation, the completed formula is:

#### 42 + (107 + 44 \* (10 - 2)) \* 50

42 + (107 + 352) \* 50 = 22,992 docks or 1.53 msec at MHz, 0 wait states

# Appendix A: Instruction Formats (Continued)

	Trap (UND)	٠.	Trap (UND)
Format 19	Aways 7 0	7 0 0 0 1 1 1 0	Formal 17 Always
2 г			<b>₽</b> Γ

ã Trap (UND) Amay 8

### Implied immediate Encodings:

Regist	2
Register Mask,	[a]
ř.	-5
appended to SAVE,	2
و 1	و
VAS	اه
E.	[=]
ENTER	$\begin{bmatrix} \vdots \end{bmatrix}$

2

ລ 2 2 æ a 7

egister Mask, appended to RESTORE, EXIT 

Offset/Length Modifier appended to INNS. EXTS

Nete 3: Opcode not delined: CPU tream like CMPI, first operand has access class of mad, second operand has access class of mad, I likelit execut 32-bit or 84-bit distan-

Nete 1: Opcode not delined, CPU treats the MOVI. First operand has access class of read; second operand has access class of white, field selects 32-bit or 64-bit date.

E ...

..

Opcode not defined; CPU treats the ADDI. First operand has access class of read; second operand has access class of read-modify-emits; Filed is elects 32-bit or 64-bit data.

# 2.3.3 Instruction Set Summary

2.0 Architectural Description (Continued)

Table 2.2 presents a brief description of the NS32FX16 instruction set. The format column release to the instruction format tables (Appendix A). The instruction column gives the instruction as coded in assembly language, and the Description column provides a short description of the function provided by that instruction. Further details of the exact operations performed by each instruction may be found in the Series 32000 Instruction Set Reference Manual and the NS32CC16 Printer/Display Processor Programmer's Reference.

#### Notations:

i - Integer length sulfix: B - W-D . Double Word Byte Word

encodings).

f= Floating Point length suffix: F = Standard Floating L = Long Floating

# gen = General operand. Any addressing mode can be specified.

short • A 4-bit value encoded within the Basic Instruction (see Appendix A for encodings).

disp = Displacement (addressing constant): 8, 16 or 32 appended after any addressing extensions. Imm - Implied immediate operand. An 8-bit valuo

areg - Any Processor Register: SP, SB, FP, reg - Any General Purpose Register: R0-R7. bits. All three lengths legal.

cond = Any condition code, encoded as a 4-bit field within the Basic Instruction (see Appendix A lor MTBASE, MOD, PSR, US (bottom 8 PSR bits)

# TABLE 2-2. NS32FX16 Instruction Set Summary

4 5 g

-												_	_						_	_		_						_
Format 6	PACKED	7	7	7	7	7	7	7	6	6	_	•	4	2	_	Format	INTEGER		7	7	7	7	7	2	4	Formal	MOVES	
Operation ADDPi	DECIMAL (BCD)	DEIr	MEL	WOD:	DIV	REM	QUO	MAL	ABS	NE CL	SUIJC	4INS	ADDC	ADDO	KKIV	Operation	ARITHMETIC	AUUR	CIXVOM	MOXXOM	MOVZiD	MBZAOM	MOVM	MOVO	MOVi	Operation		
Operands gen.gen	ARITHMETIC	gen.gen	gen.gen	gon.gon	gen.gen	gen,gen	ეიი.ეიი	gen.gen	ეიი.ე <b>იი</b>	gen.g <b>en</b>	gon.gon	gen,gan	000.00n	short,gan	gon.gon	Operands		gen.gen	gen.gen	ეიი,ეიი	gon.gen	gen,gen	gen.gen.disp	short.gen	gen gen	Operande		ABLE 2-2. NOSZEA
Description Add packed.		Divide extended integer.	Multiply to extended integer.	Remainder from DIV (Modulus).	Divide, rounding down.	Remainder from QUO.	Divide, rounding toward 2010.	Muliply.	Take absolute value.	Negate (Z's complement).	Subtract with carry (borrow).	Subtract.	Add with carry.	Add signed 4-bit constant.	Add.	Description		Nove ellective address.	Move with sign extension.	Move with sign extension.	Move with zero extension.	Move with zero extension.	Move multiple: disp bylos (1 to 16).	Extend and move a signed 4-bit constant.	Move a value.	Description		TABLE 2-2. NOSZERJO HISTOCHON SON SONINETY

ξ

TABLE
<b>2-2</b> .
NS32FX18 I
Instruction
S
Summary
(Continued)

Ĩ

HREGER COMPARISON  Format  A CAPA  CAPA  COMPAN  COMPA										_	_					_				_			_											_
Operation Operands Compare multiplior day bytes (1 to 16).  CARNA pen.gen Compare multiplior day bytes (1 to 16).  CARNA pen.gen Compare multiplior day bytes (1 to 16).  AXI gen.gen Compare multiplior day bytes (1 to 16).  AXI gen.gen Compare multiplior day bytes (1 to 16).  AXI gen.gen Compare multiplior day bytes (1 to 16).  AXI gen.gen Compare multiplior day bytes (1 to 16).  AXI gen.gen Compare day to the compare multiplior day bytes (1 to 16).  COMA gen.gen Comparement all bits.  Compared byte boundaries. Examples are PACKED arrays and records values in memory that are not aligned byte boundaries.  Extract instructions write a bit field formal poriented).  Fatter instructions write a bit field formal trom).  PACSI gen.gen Comparement bit field formal trom).  PACSI gen.gen Comparement bit field formal trom).  Compared to bits.  Compared to bits.  Compared to bits.  Compared to bits.  Compared to b	Operation Operands Description CAPTA CAPTA Short,gen CAPTA Short,gen CAPTA Operation Operands Operands Operation Operands CAM Operands CCAM Operands Operands CCAM Operands Description CCAM Operands Description Operands Operan	<b>.</b>	Format		· ARRAYS		7	्र •	• =	Formal		used in Pasc	Bit fields are	BIT FIELD	6	6	on	Format	SHIFTS	2	6	6	•	•	• •				7	~ *	TOTAL	I		
Operands  Description  Gompare Short,gon Gompare Compare Compa		MOEXI	Chick	Operation		CVIP	NSS!	EXIS	EX II	Operation		al. "Extract" instr	values in memory	۵	ROT	ASI IESA	HE	Operation		Scondi	, No.	COM	XORi	BC	9	AC.	Operation	ND BOOLEAN	CMITM	CMPO		Operation	NOSIBRONO	
Compare. Compare multiplo: disp bytos (1 to 15).  Description Logical AND. Logical AND. Logical AND. Logical exclusive OR. Compenment all bits. Logical softwise OR. Compenment all bits. Boolean complement: LSB only. Save condition code (cond) as a Boolean variable of size i.  Description Logical shift, left or right. Anithmetic shift, left or right. Anithmetic shift, left or right. Rolate, left or right instructions write a bit field from an aligned a bit field. "Insert' instructions write a bit field from an aligned Description Extract bit field (array oriented). Insert bit field (array oriented). Extract bit field (array oriented). Convert to bit field pointer.  Description  Description  Recursive indexing step for multiple-dimensional arrays. Recursive indexing step for multiple-dimensional arrays.		ເອດີ້ ປອນີ້ ດີອນ	reg gen gen	Operands		reg.gen.gen	gon.gen.imm.imm	gen gon imm imm	reg.gen.gen.disp	operation disp	Operands	Chous tead and might	that are not aligned k	:	gen.gen	gen.gen	gen.gen	Operands		gen	gen.gen	gen.gen	gen.gen	gen.gen	gen.gen	gen.gon	Operande		gen.gen.disp	short.gon	080 000	Operands		
The way of the contract of the		Recursive indexing step for multiple-dimensional arrays.	Indox bounds check.	Description		CONVERT SO DEL 19910 PORMOS.	_	_		Extract his light (array oriented).	Description	d Dil tales states seemed to	o byte boundaries. Examples are record over a signed a bit field from an aligned	PACKED arrays and records	Holdie, with Gright.	Anthmetic smil, leit or rigin.	Logical shift, left or right.	Description		variable of size i.	Save condition code (cond) as a Boolean	Boolean complement: LSB only.	Complement of his	Clear selected bits.	Logical Off.	Logical AND.	Description		Compare montpio, display a result of the second	Compare to signed 4-bit constant.	Compare.	Description		

.

Always	-111 Trap (UND)	NO SESTI	MOVEL -011	· · · -	
	100	orm.	•	<del></del>	
	Trap (NO)	8   1   0 0 1 1 1	Trap (UNID) on -1 10 and -1 11 23 18 15 29 19 17 10 17	• • •	
	–100 –101 Trap (UND)	Format #  Format #  ON NOEX  OI FFS  10  11	EXT -000 CVIP -001 INS -010		
	COND) design	87	23 16 15 15 19 19 19 19 19 19 19 19 19 19 19 19 19	· •	<del> </del>
1.	-1010 • hathuctone -1011 • hathuctone -1100 • used. -1110	Trap(UND) DE1 OUG REW NOO	< <		
	1000 Lub (NO) 1001   1000   10	97 111001 0 111001	11 12 12 12 13 14 14		
1 7		NOT TractIND SUBP ADS ADS ADS	ASH -0001 CBIT -0010 CBIT -0100 Trap (INID) -0101 SBIT -0111 SBIT -0111	ww==00>=	
	O CAMPI 1 1 0 CAMPI 1 1 0 CAMPI NEGI 1 1 1 0 NEGI 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 7 1 0 1 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 1 0 0 0 1 0 0 0 1 0	18 15 18 15 pm 2	· · · · · · · · · · · · · · · · · · ·	
	-1000 Trap (UNU) -1001 Trap (UNU) -1011 27 -1110 Trap (UNU)	ormal 5 DO DITET DO DITET DO HINTS DI HINTS DI SHIPS DO BROA DI SHITS DI SHITS DI SHITS DI BEXOA	S - 00 - 00 - 00 - 00 - 00 - 00 - 00 -	Z Z D M D N N O Z	
	0	0 7	23 16 15 0 0 0 0 ahon 0		

71

ī

1000 = FP 1001 = SB 1010 = SB 1011 = (Reserved) 1100 = (Reserved) 1100 = PSR 1110 = PSR 1110 = NOO  Options: in String Instructions  T = Translated B = Backward UW = 00: None 01: While Match 11: Until Match	dition the value of the value o		op = Operation Code  Valid encoding shown with each format.  Valid encoding shown with each format.  gen, gen 1, gen 2 = General Addressing Mode Field.  See Section 2.3.2 for encodings.  reg = General Purpose Register Number  cond = Condition Code Field	Appendix A: Instruction Formats  NOTATIONS  Integer Type Field  In 00 (Byte)  W 01 (Word)  D 11 (Double Word)  I Floating-Point Type Field  F 1 (Std. Floating: 32 bits)  I not float Floating: 32 bits)
000 BC CAN	CXPD -0000 BICPSR -0010 JUNE -0110 BISPSR -0110 BISPSR -0110	RESTORE RESTORE RESTORE SAME RESTORE SCAPO SCAPO SCAPO SCAPO	BSA BSA	Configuration bits in SETCFG instruction  C  C  7  7  Formal 0
Fo -0000 -0010 -0110 -0110	For -0000 -0010 -0110 -0110 -0110	-0010 -0110 -0110 -0110 -0111 -0110 -0111 -000 -0011	(BH) Formal 1 -0000 EP -0001 E)	is in SETCFG insi
Format 4 Format 4 Format 4 SUB ANDR AND SUBC THIS YORK	Formal 3  AUSP JSR CASE	NOP WAIT DIA SWC SWC BPT ACB ACB LPRI	EXITY STATES	instruction  C M  7  7  ond
-1000 -1000 -1000 -1101 -1110	-1010	-100	-1000	

Architectural Description (Continued)	2.0
	Architectural
lon (Continued)	
	lon (Continued)

		٠						•																																				•								
 v	۔۔۔		• •	, د	٠ .	2	_	_		Format	CPU REGIS	_	_			-		_		_		_	_				- (	، د	~	ن	•	•	ن	Format	JUMPS AND		5		ۍ		5	Format	HO I LIMIT COM	MI — Sund i roma		HJ — III	132 Translation Table	•	String instruction	STHINGS		
אַרוראַט	OICTON	Districts	Disper.	ADISP	SPA	LPIN:	HO1510HE	SAVE		Operation	REGISTER MANIPULATION	RETI	7		HXP	<u> </u>		E01		ENTER	PI	FLAG	SVC	ב ב	CYO	CXP	ASA:	RSL	ACB;	CASE	Bcond	£	JUMP	Operation		SKPST	SKPSi	CMPST	CMPSi	TSVOM	MOVS	Operation	3	2 9	Pointer	HJ — Transumon table tomo:	on Table Pointer	so vogisiors.	String instructions assign specific functions to the	•		TABLE 2
(opiion nai)	Cont.		999	99	arog.gen	areg.gen	reg usu	lien April	loog hell	Operands	ALICA		dein	disp.	disp	disp		[reg tiss]		[reg list],disp				9	28 ÷	disp	dsp	gen	short.gen,disp	gen	disp	orsp	gen	Operance		options	options	options	options	options	options	Operands							: functions to time		!	.2. NSJ2FX16 Insl
	Set continuation register. (Privileged)	Clear selected bits in PSR. (Privileged if not Byte length)	Sot selected bits in PSR. (Privileged if not Byte length)	Adjust stack pointer.	Store dedicated register. (Frintieged it For or invitorion)	LOSO Gedicated register (1) and good in [NI] (ASI-)	Today Privile and it PSR or IN (DASI:)	Sherinya nanara) purposa ragistors.	Save general purpose registers.	Cescription			Datum from internal (Privileged)	Return from trap. (Privileged)	Noturn from external procedure Call.	Return from subroutine.	Procedure).	Restore registers and reclaim stack italie (CAN	riocedure).	(B) and another states	Organization and allocate stack frame (Entor		Elbo Iran	Supervisor call.	Call external procedure using descriptor.	Call external procedure.	Branch to subrouline.	Jump to subroutine.	And 4-bit constant and water in terms	Multway practice and branch il pontraro	Conditional	Conditional Month	nranch (PC Relative).			ORD, Carlstand bytes or controller.	ONLY OVER STAND A CONTROL OF THE PROPERTY OF T	Compare, non-sure 1 epines	Compare sund a to territy at hyles	MOVE String, translating bytes:	Move string 1 to string 2.	Description		All string instructions and when R0 decrements to zero.	not match R4.	W (While match): End instruction if String 1 entry does	matches R4.	U (Until match): End instruction if String 1 only	B (Dackward). Stop father than incrementing.	Character Concernment string pointers after each	Ontions on all string instructions are:	TABLE 2-2. NS32FX16 Instruction Sat Summary (Continued)

Table 2-2.
NS32FX16
Instruction
2
Summary
(Conlinued)

	6	6				6	•		Format	•	BITS	5					5 E)			_		, n	<b></b>	, 5	- Foldier		GRAPHICS		~ D!A	1 WAIT	- NO	MISCELLANEOUS	12 [0601									11 CMPI	14 DIVI	11 MUL	11 SUBI	11 ADD	g flooin	9 TRUNCS	g ROUNDS	NOVI	9 MOVEL	9 MOVLE	11 MOVI	Formal Open	FLOW HANG-POINT	- SAME PORT	_
FFS	877	Certi			SOITH	SULL			Chairman			301173	1100	CHITS	STIBITS	MOVMPI	EXIBLI	BIAN		,		EO.IO	CNVES		,	Operation				=	7							-	_								X			1				Operation			B 1010 B 101
gen.gen	Gen. Gen.	\$01.801	90000	200.200	gen.gen	gor.gor.	90.000	gon,gen	•	Operands					options		ophons			potions	options		options	Chious	•	Operande	•						Sec. Sec.		090.090	060.060	gen.gen	990	gen	gen.gen	gen.gen	gen.gen	gen.gen	gen.gen	gen.gen	gen.gen	gen.gen	gon.gen	gen.gen	gen.gen	gon.gen	gon.gon	gen.gen	Operation	naranda de		•
FFS: gen.gen Final man and only	find first set bil.	Test and invert bit.	Test and clear bit, interfocked.	Test and clear oil.	1831 8118 811 811	Test and set bit. Interlocked.	Test and set bit.	1831 (21)		Description			Set bit perpendicular string.	Set bit string.	033 04 404 24	The bit ation	Line multiple pallern.	External bit-sligned block transfer.	Bit-aligned word transfer.	Bit aligned block source to destination.	Bit-grighted order water in Application	Distributed over property XOIT	Dis aligned block transfer fast 'Off'.	Ricaligned block transfer 'ANÜ'.	Bit-aligned block transfer 'OIT.	Description			breakpointing. Not for use in programming.	Disampse Single-byle "Branch to Self" for hardware	Wait for interrupt.	No poeration.		Binary Log.	Binary Scale.	Dot Product.	Polynomial Step.	Siore FUR.	LOGO FOR.	TANG ECONOMIC TOPEN	Telephote value	Conjugate.	Company.		Multiple	Subtract	Add	Convert to largest integer less than or equal to value.	Convert to integer by truncating, toward zero.	Convert to integer by rounding.	Convert any integer to standard or long floating.	Move and lengthen a standard value to long.	Move and shorton a long value to standard.	and a fortion point value.	Description		_




FIGURE 4-17. Non-Power-On Reset

Here 1: During Read the  $i \overline{O} \overline{O}$  is equal must be high high. Note 2: Axid RSTI in decreased the first bur cycle will be an instruction leach at address zero.




FIGURE 4-18. NMI Interrupt Signal Timing




FIGURE 4-19. INT Interrupt Signal Detection

Note 1; Once PVT is asserted, it must remain asserted until it is acknowledged. Note 2; PVTA is the interrupt Acknowledge bus cycle (not a CPU signel). Refet to Section 3.4.1 and Table 3.4.

٠.

69

2

# 4.0 Device Specifications (Continued)




FIGURE 4-14. Interlocked Bus Cycle




FIGURE 4-15. Clock Waveforms




FIGURE 4-16. Power-On Reset

# 2.0 Architectural Description (Continued)

### 2.4 GRAPHICS SUPPORT

The following sections provide a brief description of the NS32FX16 graphics support capabilities. Basic discussions on frame buffer addressing and BifBLT discussions on frame buffer addressing and BifBLT on the NS32FX16 graphics support instructions can be found in the NS32CG16 Printer/Display Processor operations are also provided. More detailed information Programmer's Reference.

origin. The Cartesian space is generally defined as having the origin in the upper tell. A movement to the referencing pixels within the frame buffer: Linear and There are two basic addressing schemes address of the corresponding bit in memory. Cartesian single number to each pixel representing the physical Carlesian (or x-y). Linear addressing associates a increases the y coordinate. right increases the a coordinate; a movement downward relative to a point in the Cartesian space taken as the representing the x and y coordinates of the pixel addressing associates two numbers to each pixet

> Al, ORG 1, R1

> > LAST PIXEL

(X+1, Y+1)

Cartesian space (x = 0, y = 0) corresponds to the bit address 'ORG'. Incrementing the x coordinate the Carlosian space and the physical (BIT) address in The correspondence between the location of a pixel in Thus, the linear address of a pixel at location (x, y) in the Cartesian space can be found by the following coordinate increments the bit address by an amount momory is shown in Figure 2-10. The origin of the ropresonling the warp (or pitch) of the Cartesian space. increments the bit address by one. Incrementing the y

#### ADDR - ORG + y . WAHP + x

sequences to set a single pixel given the x and y coordinates. Example 2 shows how to create a fat pixel

UNUEXU	Instruction Soquence 2:	01100 0000A 50170
HI. IWA	Soquence	MARP, RI RO, RI HI, OHG
HI, WARP-II, RO	?>	=
SET PIXEL X		Y*WARP X-BIT OFFSET

### 2.4.1 Frame Butter Addressing

expression.

Wurp is the distance (in bits) in the physical memory space between two vertically adjacent bits in the Carlosian space

by selling four adjacent bits in the Carlosian space. Example 1 below shows two NS32FX16 Instruction

Example 1: Set pixel at location (x, y)
Setup: R0 x coordinate

Instruction Sequence 1:

::

INSTRUCTION SEQUENCE INDEXD Al, (WARP-11, R	D Al. [WARP-1], RO : Y*WAMP * X N1, ORG : SET PIXEL	OLIUS	Instructi
IMARP-11, R	11, 90	E.E	you or
		IMARP-11, R	00770

Example 2: Create lat pixel by setting bits at locations (x, y), (x + 1, y), (x, y + 1) and (x SHITD ADDOD ADDO ADDOD ADDOD ADDOD DX3GN1 Instruction Sequence: Setup: (10 x coordinate R1, ORC R), (WARP-1), RO R1,ORG RI, ORG (WARP-1),R1 HI y coordinate . 1.y . 1). -SET FIRST PIXEL BIT ADDRESS THIRD PIXEL (X, Y+1) SECOND PIXEL (X+1, Y)




FIGURE 2-10. Correspondence between Linear and Cartesian Addressing

### 2.4.2 BliBLT Fundamentals

arbitrary size rectangle of an image from one part of the frame buffer to another. During the data transfer operator that provides a mechanism to move BiBLT, Bit-aligned Alock Transfor, is a general performs a logical operation (e.g., AND, Oil, XOH) between these two areas and stokes the result back to two roclangular areas, source and dostination, and also called Raster-Op: operations on rasters. It defines between the source and the destination data. Buttle I is process a bitwise logical operation can be performed the dostination. It can be expressed in simple notation ä

Source op Desilnation - Destination op: AND, OR, XOR, etc.

## 2.4.2.1 Frame Butter Architecture

plane-oriented or pixel-oriented. BirDLT takes advantage of the plane-oriented frame buffer the block to be moved are expressed in terms of pixels and scan lines. The source block may start and end at any bit position of any word, and the same applies for erpressed as pixel addresses. The width and height of The source and destination starting addresses are word, facilitating the movement of targe blocks of data architocture's attribute of multiple, adjacent pixels-per-There are two basic types of frame butter architectures: the destination block.

#### 2.4.2.2 Bit Alignment

the source and the destination data, the source data must lirst be bit aligned to the destination data. In Refore a logical operation can be performed between the first pixel in the destination data block. pixel at the top left corner) in the source data block to bits to the right in order to align the first pixel (i.e., the Figure 2-11 the source data needs to be shilled three


#### 2.4.2.3 Block Boundaries and Destination

the destination data block, but not a part of the BiBLT rectangle) of the BiBLT destination scan line must any bi position in any data word. The neighboring bits (bits sharing the same word address with any words in Each BiBLT destination scan line may start and end at remain unchanged after the BitBLT operation.


> needed for all the letimost and all the rightmost data memory operations must be word-aligned, in order to preserve the neighboring bits surrounding the BIBLT oporation. words of the destination block. The left mask and tho destination block, both a loft mask and a right mask are Due to the plane-oriented frame buffer architecture, all right mask both romain the same during a BulbLT

line frame buffer which is organized as a long bit stream lowest word in memory (word address 00 (hex.)). origin (top telt cornor) of the frame buffer starts from the which wraps around every two words (32 bits). The following example illustrates the bit alignment 16 bits wide. Figure 2.11 shows a 32 pixel by 32 scan requirements. In this example, the memory data path is 7

is 204 (hex) (the fifth pixel in the 33rd word). Each word in the memory contains 16 bits, D0-D15. The the third word). The destination block starting address BiiBLT addresses are expressed as pixel addresses the first displayed pixel in a word. In this example least significant bit of a memory word, D0, is defined as (corresponding to 6 scan lines). The shift value is 3 width is 14 (hex), and the height is 06 (hex) block starting address is 021 (hex) (the second pixel in relative to the origin of the frame buffer. The source The block



· ;;




ADO-AD15

**GVV** 

MSLAVE

뜅

אנט שטייים טעטיי





Š

HOH

S10-S13

STA US VALID

CYCLE

욁






FIGURE 4-12. SPC Timing

After transferring the last operand to the FPU, the CPU turns OFF the output driver and holds SPC high with an internal Skt1 pullup. There is a minimum one clock cycle between the SPC output asserted by the CPU and the SPC input from the FPU.




FIGURE 4-13. Relationship of PFS to Clock Cycles

#### 4.0 Device Specifications (Continued)





FIGURE 4-9. HOLD Acknowledge (Bus Initially Idle)

# 2.0 Architectural Description (Continued)



# 2. | Z Į,

FIGURE 2-12. Overlapping BitBLT Blocks

3

The left mask and the right mask are 0000,1111,1111,1111 and 1111,1111,0000,0000 respectively.

Note 1: Zarose in what the left mesh of the right mesh indicate may distination bits which will not be modified.

Note 2: The Bit (Inciden) and EXTBLY instructions use different setup parameters and techniques.

### 2.4.2.4 BitBLT Directions

operation follows: skeleton of the subroutine representing the BitBLT the inner loop the actual data movement for a single calculated, and the test for completion is performed. In source and preceded by selup operations. In the outer loop the as a subrouline with two nested loops. The loops are a frame buffer. The operation itself can be considered A BiiBLY operation moves a rectangular block of data in number of (aligned) words spanned by each scan line. scan line takes place. The length of the inner loop is the number of scan lines) of the block to be moved. A The length of the outer loop is equal to the height destination starting addresses are

INNERLOOP:	OUTERLOOP:	DirDLT:
move data (logical operation) and increment addresses; (once per	calculate source, dest addresses; (once per scan line).	calculate BitBLT setup parameters; (once per BitBLT operation); such as width, height, bit misalignment (shift number), left, right masks, horizontal, vertical directions, etc.

	X010:	Ē	Ę.	
by the programmer. The inner and outer loops are	In the NS32FX16 only the setup operations must be done	done vertically.	done horizontally.	word).

from top to bottom (down) or bottom to top (up) enner loop from left to right or right to left, the outer loop Each loop can be executed in one of two directions: the wiomatically executed by the BriDLT instructions example, the correct direction is from right to left overwrite data which will be needed later. movement of data (panning). Recause the movement from source to destination involves data within the same scan line, the incorrect direction of movement will horizontal BilOLT direction may not be chosen arbitrarily. This is an instance of purely horizontal 5

Figure 2-12(b) demonstrates a case in which

The ability to move data starting from any corner of the BitRLT rectangle is necessary to avoid destroying the BitRLT source data as a result of destination writes encountered while panning or scrolling. when they share pixels). This situation is routinely when the source and destination are overlapped (i.e.,

In the destruction of source data from a dostination write) if the correct vertical direction is not used. cases of overlap, as will be explained below. destination rectangles overlap. Any overlap will result the BiIBLT must be performed whenever the source and A determination of the correct execution directions of torizontal BitBLT direction is of concern only in certain

Figures 2.12(a) and (b) illustrate two cases of overlap. Here, the BitIbL Trectangles are thron pixels wide by two scan lines high; they overlap by a single pixel in (a) and a single column of pixels in (b). For purposes of illustration, the BitBLT is assumed to be carried conclusions. pixel·by·pixel. This convention does not affect 들으

cases, the choice of horizontal BitBLT direction may be scroling text. It should be noted that, in both of these In Figure 2.12(a), if the BitBLT is performed in the UP direction (bottom-to-top), one of the transfers of the bottom scan line of the source will write to the circled made arbitrarily. pixel of the destination. Due to the overlap, this pixel is also part of the uppermost scan line of the source direction. Another example of this occurs any time the Therefore, this BiBLT must be performed in the DOWN eciangle. data needed later is destroyed.

those slipple patterns provide the appositance of multiple shades of gray in single-bit-per-pixel systems. In a manner similar to the haltone process used in systems to incorporate a stipple pattern into an area three operands: source, destination and masknesture. by Adole Goldborg and David Robson, provides for 2.4.2.5 BIIBLT Variations This third operand is commonly used in monochrome Smallight 80 The Language and its Implementation. Printing. The 'classical' definition of BitDLT, as described in

are essentially two operand devices, three-operand Birot operations can be implemented quite flexibly and While the NS32CG160 and the external BPU (if used) efficiently by performing the two operations serially. tenure ept Seuree ep2 Denthellen - Destination

2.4.3 Graphics Support Instructions

each of them and the related formats are provided in the the operations they perform. General descriptions for instructions are divided into three groups according to supporting graphics oriented applications. These The NS32FX16 provides eleven instructions for iollowing sections.

2.4.3.1 BIIBLT (Bil-aligned Block Transfer

which will be printed or displayed. to move characters and objects into the frame buffer BitBLT Processing Unit (BPU) to maximize performance. The other six are executed by the instructions works in conjunction with an external This group includes seven instructions. They are used NS32FX16. One of the

Syntax: 88(function) Options Bil-aligned Block Transfer

Selup: 골공 base address, destination base address, source data

232228 destination warp (adjusted) source warp (adjusted) second mask irst mask thin value neight (in lines)

Options: IA Function: AND. OR, XOR, FOR, STOD QSP) width (in words) Increasing Address

s B Increasing BIT/BYTE order lines are transferred in the When IA is selected, scan (delault option). Decreasing Address.

Ċ Inverted Source.

option).

True Source (default

operations between source and destination blocks. The operations available include the following:

ē

ı

BBFOR: BBXOR: **BBOR**: BBAND: 885700: 31C ឧឧឧଞ୍ଚଳ

'src' and '-src' stand for 'True Source' and 'Inverted Source' respectively: 'dst' slands for 'Destination'.

Note 1: For speed reasons, the BB instructions require the masks to be specked with respect to the source block In Figure 2-11 masking was dehead telebre to the

options .5 and DA are not available for the

XO.

Note 3: BRFOR instruction.
BBFOR performs the same operation as BBOR with IA.

(A and DA are mutually exclusive and so are S and -S. The wellh is defined as the number of words of source

₩•!• •: An odd number of bytes can be specified for the source will regult in faster execution. ). However, word alignment of source ocen lines

horizontal direction is controlled by the IA and DA operations performed by the above instructions, with of the source and destination warps. options. The vertical direction is controlled by the sign the exception of BBFOR, are both programmable. The horizontal and vertical directions of the BitDLT the encodings for the 'op' and 'I' field Table 2-3 show the format of the BB instructions and Figure 2-13 and


18 15 0 0 0 0 0 DX 50
S. 15
0.7
1-1-

D is set when the DA aption is selected
 S is set when the S option is selected

 X is set for BBAND, and it is cher for all either DB instructions FIGURE 2-13. BB Instructions Formal

TABLE 2-3. 'op' and 'i' Field Encodings

Instruction	Options	op' Fleid	- Field
L	Ύ <b>θ</b> 3	010	=
CONTROL			2
HOEE	Yes	0110	٤
ECARR.	Yes	1110	9
COACI			2
HOTE STATE	3	1100	5
COLOR	Ϋ́es	0100	2
50.0			



# :: When the but is not ide, HOLD must be asserted before the siding edge of CTTL of the inning state that preceds side 74 in order for the request to be acknowledged.

FIGURE 4-8. HOLD Acknowledge (Bus Initially Not Idle)

୪

# 4.0 Device Specifications (Continued)




FIGURE 4-7. DMAC initiated Bus Cycle

Mele 3 Dunng a DMA cycle WAIT1-3 must be hapt inactive unbess they are monitored by the DMA controller. A DMA cycle is writer to a CPU Nete -1:  $\overline{\mathrm{ADS}}$  must be descripted below state T4 of the DMA controller cycle CYCLE. The NS22FX18 generates TSO, RO, WR and DBE. The DMAC drives the addressidate lines HBE, ADS and DUIN

31 During a DMA cycle, If the ADS signal is pulsed in order to leitete a bus cycle, the HOLD signal must remain assented until state Tid of the DMAC cycle

Ī

### 2.0 Architectural Description (Continued)

Syntax: BITWT BIT-ailgned Word Transler

Setup: R0 Base address, source word R2 Shift value flase address, destination double word

double word, stores the result into the destination double word and increments registers R0 and R1 by two. Before performing the OR operation, the source word is shifted the value in register R2. left (i.o., in the direction of Increasing bit numbers) by The BITWT Instruction performs a last logical Officeration between a source word and a destination

format is shown in Figure 2-14. block Off operation. Its use assumes that the source data is 'dean' and does not need masking. The BITWT this instruction can be used within the Inner loop of a

15

# FIGURE 2-14. BITWT Instruction Format

External BitBLT

Syntax: EXTBLT

**₹₹₽₹₽₽** base addresses, source data width (in bytes) base addross, destination data

height (in lines)

temporary register (current horizontal increment decrement

곬 destination warp (adjusted) source warp (adjusted)

 RO and R1 are updated after execution to point to the fart source and destination addresses plus related marps. R2. RU and R5 will be modified. R4. R6 and R7 are R2. NJ and R5 will be modified. returned unchanged

¥0:

Note 2:

Source and destination pointers should point to word-atigned operands to maximize apped and minimize

enternal interfece logic.

controlled by the sign of the contents of register R4. loaded by the software before the instruction is executed (refer to the DPBS10 or DPBS11 data sheets be performed in either horizontal direction, as block has been transferred. The BitBLT operation can and destination write bus cycles until the entire data generales a serios of source read, destination road for more information on the BPU). (DPU). The external BPU Control Register should be conjunction with an external BilBLT Processing Unit his instruction performs an entire BitBLT operation in The NS32FX160

before executing EXTBLT. Figure 2-15 shows the EXTBLT format. The bus activity for a simple Bills. executed to provide the right setting for the L bit just before executing EXTBLT. Figure 2-15 shows the Depending on the relative alignment of the source and destination blocks, an extra source read may be required at the beginning of each scan line to bad the read is performed. If L is 1, no extra read is performed. The instructions CMPQB 2,1 or CMPQB 1,2 could be pipoline register in the external BPU. The L bit in the PSII register determines whether the extra source

Option:

ound d

0000000000	18 15
0111	
1110000	17
<u> </u>	0_

213

2.4.3.2 Pattern Fill FIGURE 2-15. EXTBLY Instruction Format

Only one instruction is in this group. It is usually used for clearing RAM and drawing patterns and lines.

Move Multiple Pattern

Setup: Syntax: MOVMPI 3 destination 9989 address 9 3

出来る source pattern number of pattern moves pointer Increment (in bytes)

¥ ... Rt and R3 are not modified by the instruction R2 always be returned as zero. R0 is modified to reflect lesi address into which a pattern was writen.

be stored in rows, in columns, and in any direction, depending on the value and sign of R1. The MOVMPI destination area whose address is in register RO. The pattern count is specified in register R2. After each store operation the destination address is changed by instruction format is shown in Figure 2-16. This instruction stores the pattern in register fi3 into the destination area whose address is in register fi0. The the contents of register R1. This allows the pattern to

00 00 00 00 01 11 1 00 00 11 1	\$\frac{1}{2}\$
00011110000	24
37	2   5
10]	<b>=</b> -
	10]

2.4.3.3 Data Compression, Expansion and

FIGURE 2-16. MOVMPI Instruction Format

The three instructions in this group can be used to compress data and restore data from compression. A compressed character set may require from 30% to 50%. Magnity

character is needed, the data is expanded and stored in a FIAM buller. The expand instructions (SBITS, SBITPS) can also function as line drawing instructions. also be used to find boundaries of an object. As a depending on the data and algorithm used. TBITS The possible compression ratio can be 50:1 or higher less memory space for its storage. Ē

Test Bit String

Syntax: TBITS option

Selup: ≅ਙ 용 9 destination run longth address) base address, source starting source bit offset limito d (byte

₹ 8 count set bits until a clear bit is maximum source bit offset maximum value run length limit

₹ RO, RI and R4 are not modified by the instruction execution. RI selects the new bi citizal, H2 holds the count clear bits until a set bit is

X ...

reached. The total number of clear bits is stored in source bit offset or maximum run length value is memory until a set bit is found or until the maximum This instruction starts at the base address, adds a bit offset, and tests the bit for clear if "option" - 0 (and the destination as a run length value. (or soil). This insting for clear proceeds through for sot il "option" = 1). Il cloar (or set), the instruction increments to the next higher bit and tasts for clear

the F flag is set to the value of the bit previous to the bit currently being pointed to (i.e., the value of the bit the maximum run length value and the bit was not the desired bit is found, or if the run length equalled bit offset (R1 2 R4), the F flag is set if the option was 1 case of a starting bit offset exceeding the maximum on which the instruction completed execution). In the with "option" = 0. After the instruction is executed Offset is then ready for the next TBITS Instruction offset is adjusted to reflect the current bit address. When TRITS linds a set bit and terminates, the bit found. It is cleared otherwise. Figure 2-17 shows the and clear if the option was 0. The L flag is set when 1811S Instruction format.

000000000	3
50100111	15 8
00001110	0
	00000000000011100001110

FIGURE 2-17. TBITS Instruction Formal

Syntax: SBHS Set Bit String

Setup: base address of the dostination

\$39 F R0 base address of the dostination R1 starting bit offset (signed) IZ number of bits to set (unsigned) R0 address of string book-up table When the instruction terminates, the registers are starting bit offset (signed)
numbor of bits to set (unsigned)

registers R0 and R1. In order to maximize speed and and is typically used for data expension operations. The instruction draws the number of ones specified by SBITS sets a number of contiguous bits in memory to 1, tookup table is used. The bookup table is specified in allow drawing of patterned lines, an external 1 Kbyle the value in R2, starting at the bit address provided by Programmer's Reference Supplement. NS32CG16 Printer/Display Processor

When SBITS begins executing, It compares the value in R2 with 25. If the value in R2 is less than or equal to 25,

software to use a faster algorithm to set longer strings of bits. Figure 2-18 shows the SBITS instruction are set in memory. If R2 is greater than 25, the F flag is set and no other action is performed. This allows the formal. the F flag is deared and the appropriate number of the

밁	3
٥٦	-
= 4	
۰4	
000000000	
0]	
۰٦	_
61	<b>5</b>
2-1	15
٠,	
- ]	ľ
-7	ľ
۰,	
	_
-	_
0	7
000	
-	l
	ł
0 _	ı
-	l
- "	1
	1

Syntax: SBITPS

base address, destination (byte

Setup:

ಶ≂≥ number of bits to set starting bit offset

When the instruction terminates, the RO and RJ registers are returned unchanged. At becomes the final bit offset. FIZ is zero

H ...

raster warp offset value leads to a 90 degree rotation. A positive raster warp value leads to a 270 degree rotation. If the R3 value is a (space warp + 1 or -1). application. SBITPS sets a string of bits starting at the bit address specified in registers RO and R1. The direction. This silows a lont to be expanded with a 90 or 270 degree rotation, as may be required in a printer than the result is a 45 degree line. If the IN3 value is first bit is sot, the destination warp is added to the bit address and the next bit is set. The process is number of bits in the string is specified in R2. After the +1 or -1, a horizontal line results. repeated until all the bits have been sot. A negative The SBITPS can be used to set a string of bits in any

SBITS and SBITPS allow expansion on any 90 degree engle, giving portrait, landscape and mirror images from one font. Figure 2-19 shows the SBITPS instruction

II WA

릵

23

<u>ह</u>।

밁

0 0

FIGURE 2-18. SBITS Instruction Formal

Set BIT Perpendicular String

8 address)

destination warp (signed value, in

AIG AZO AD0 13 WAI 2 CWAIT כזור 20 Ş S **7** WC1 ... 1 ż 7 J

FIGURE 4-6. Off-Chip and On-Chip Read Cycles

FIGURE 2-19. SBITPS instruction Format

#### 6 Device Specifications (Continued)

Ş

J

T W

Ĭ

¥

7

12

J




FIGURE 4-5. Write Cycle

# 2.0 Architectural Description (Continued)




FIGURE 2-20. Bus Activity for a Simple BIIBLT Operation

- \*\*\* The example is for a block 4 words wide and 1 line high.
  The expuncts is common with all logical operations of the DP45 (000P8511 BPU.
  Mash values, and values and number of bis places do not effect the performance.
  Zero well states are assumed throughout the Britis IT operation.
  The extra read is performed when the BPU populate register needs to be probabed.

2.4.3.3.1 Magnifying Compressed Date

sizes of the same style of character, or changes the More information on this subject is provided in the NS32CG16 Printer/Display Processor Programmer's duplicate the line, maintaining an equal aspect ratio. using the MOVS (Move String) or the Ut) instructions to can be accomplished by drawing a single line, then size of a logo. A magnify in both dimensions X and Y by 2x, 3x, 4x,..., 10x and so on. This croates several resulting pattern to be wider, or a multiple of "length". Rostoring data is just one application of the SBITS and SIII IPS instructions. Multiplying the Tength operand used by the SBITS and SBITPS instructions causes the

As the pattern of data is expanded, it can be magnified


### 2.5 FAX ACCELERATOR MODULE

Relerence Supplement.

arithmetic operations on vectors of complex numbers. High performance is achieved by using a Hardware Multiplior Accumulator, an Address Generator for main memory operand accesses, and an on-chip RAM. The FAX Accelerator Module (FAM) performs

> The FAM executes complex arithmetic calculations on two vector operands. One vector is stored in the internal RAM array. The other vector is either organized as a circular buffer in the main memory or stored in the internal RAM erray.

second operand is from either external memory or from the coefficient array. Whate letching operands for one vector element, the FAM performs the multiply and add operations on the previous vector element. Each complex multiply and accumulate operation requires operation in 8 clock cycles. a time, using its address generator. The first operand is letched from the coefficient array whereas the throughput of a complex multiply-accumulate two operand fetches, four multiplications and four manner. The FAM can letch up to two data elements at pipoline. This allows for a significant performance simultaneously rather than in a strictly soquential ditlerent vector elements are performed additions. The FAM pipeline allows a maximal enhancement as each operand letch and execution on The FAM executes vector operations in a two stage



# FIGURE 2.21. Fax Accelerator Module Block Diagram

#### The following terms are used for the description of 2.5.1 FAM Operation

operations: C[i] C 몰 Data from external memory fetched using Coellicient memory element, entry [i] can directly accessed by CPU. be selected by address generator or

Complex Multiplier input register. the address generator. The conjugate of D(i).

몰 commands: The FAX Accelerator Module can execute 6 basic Complex Accumulator.

**ADDRESS** 

CONTENTS

**VCMAG** Vector Complex Magnitude VCMAC Vector Complex Multiply Accumulate

STORE **VCMUL** Vector Complex Multiply **VCMAD** Vector Complex Multiply Add Read from C, A, Y, ST or CTL Write Into C.Y.A. or CTL

COAD

VCMAC, VCMAD and VCMUL commands use the

following parameters:

D vector starting address
C vector starting address

FIGURE 2-22. Memory Organization of a Complex Vector 6.b.

VCMAG command uses only the last three operands.


Control bits Vector length

# 2.5.1.1 Complex Number Representation

Complex numbers are organized as double words. Each double word contains two 16-bit 2's complement fractional integers. The less significant word contains the Real part of the number. The most significant word contains the Imaginary part of the number.

numbers stored in consecutive addresses. Complex vectors MUST be stigned to double word boundary. Figure 2-22 illustrates the memory organization of Complex vectors consist of arrays of complex MCION D.

0.4.0 £ 2,2 D. 4'n +2 웋 0 hm( D(n)) Ro( Q∩]) Re( D(1)) (lob) Re(D(O)) 五(21)



# 4.0 Device Specifications (Continued)

4.4.2 Timing Tables

4.4.2.1 Output Signala: Internal Propagation Delays, NS32FX16-15, NS32FX16-20 and NS32FX16-25

Capacitive Load: CTTL -100pF, all other outputs -50pF

ı			1						
Symbol .	Parameter	Reference	5	2 MAZ	۶	SWIC	71 EW C1	7	Silis
			5	Me M	£	Max	¥	KEW	
Ξ	Output valid time	飛CTIL		12		13		ī	7.5
2	Output valid time	HIDEN.	!	.5126		5126 5126		\$126 \$16	2
చ	Output float time	RECITL	9	≂	٥	13	٥	Ξ	ns.
2	Output hold time	HECTIL	٩		٥		٥		٦S
15	Input setup time	HECTIL	5		=		15		n3
85	Input hold time	HECTIL	2		2		. 2		ns.
17	input setup time	HE CUIT	8		12		22		2.5
<b>18</b>	input hold time	HECTIL	2		2		2		2
Z	input setup time	RECTIL	14		15		16		23
110	Input hold time	HE CITL	2		2		~		3
111	Pulse width	V8.0	10		15		૪		ng
112	Output hold time	HECIT	.5126		.5126 -2		.5126 -2		25
£11	Input setup time	ECLIL .	12		14		15		2
114	Input hold time	FE CTIL	2		2		2		2
511	Input hold time	RECTIL	2		2		~		2
911	Output valid to		5		5		õ		2
	strobe inactive								
117	Input setup time	RECTIL	ō		5		2		3
120	OSCIN period	RE OSCIN	8	8	23	ğ	님	ğ	2
121	OSCIN high time	4.2V	<u>ن</u> 2020 ن		¥ 52		خ ن <b>د</b>		n <b>s</b>
122(1)	OSCIN low time	1.0V	.5.20 C:		.5120		.5 823:		n <b>s</b>
25	OSCIN-CTTL delay	4.2V RE OSCIN		×		29		೫	2
126	CTTL period	2.0V	8	1000	န	8	ક્ર	<u></u>	25
127	CTIL high time	2.0V	.5126		\$ \$ \$		9235.		ns
128	CTIL low time	0.8V	.5126		.5126		.5126 -6		2
129	CTIL Fall lime	HECTIL		-		5		6	7.5
00	CTIL rise time	FECTIL		٠		5		6	ns
80	N I signal hold	after interrupt acknowledge		8		8		•	period CITE
132	OSCIN to FCLK	4.2V RE OSCIN to RE FCLK		15		8		25	O\$
23	FCLK to CITL	RE FOLK ID		10		<u></u> 5		6	2
134	FCLK ID CTTL	RE FOLK ID		10	·	6		5	25
	r E ceray	1.00.1							

1. Not 100% tested

# 2.0 Architectural Description (Continued)

#### 2.5.1.2 Mac Operation

The ALU of the FAX Accelerator Module contains a 16"16 multiplier and a 32-bit addor. Dits 15-20 (16 bits) of the result are rounded, and can be read by accessing the A register. If an overflow is detected during operation, the ST register OVF bit and either OP0 or OP1 bits will be set to "1".

A 16-bit value is loaded into bits 15-30 of the Accumulator and the lower bits are set to "C". The value from bit 30 is copied into bit 31 for sign extension. Bit 14 is set to "1". An overflow is described whenever the value of bit 30 is different from the value of bit 31.

٠.

#### 2.5.1.3 Instruction Set

Each instruction of the FAM is controlled by two opcode bits (OPC0 and OPC1), and two specifiers, COJ
and CLR, COJ specifies whether or not the operand on
port D of the multiplier needs to be conjugated prior to
multiplication. The CLR bit is used to extend the
instruction set. On VCMAC and VCMAG, CLR
specifies whether or not the Accumulator has to be
cleared at the beginning of the vector operation. On
VCMAD, CLR is set to specify that the operation. On
VCMAD, CLR is set to specify that the operation will
lignore the value of Cijl, in VCMUL, CLR is set to
indicate that the value of Dijl is to be taken, instead of
1+Dijl. Table 2.4 is a summary of the various
1+Dijl. Table 2.4 is a summary of the various
1+Dipl. Table 2.4 is a summary of the various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Various
1+Dipl. Table 2.4 is a summary of the Vari

The summation is done on N elements of the vector. All operands are complex numbers. Thus,  $A = \sum (C[i] \times D[i])$  breaks down to:

A=2 (Cij x Cjij) presus opern io:  $Re(A) = \sum \{He(C[i]) \times He(D[i]) \cdot Im(C[i]) \times Im(D[i])\}$  $Im(A) = \sum \{Re(C[i]) \times Im(D[i]) + Im(C[i]) \times Re(D[i])\}$ 

Note that the Accumulator (A), the multiplier input register (Y), the external data pointer (DPTR) and the coolfficient pointer (CPTR) registers are used as temporary registers during vector operations. The values previously stored in those registers are destroyed. If the contents of the Accumulator (A) register after a FAM operation is used as an initial value for the next FAM operation, it should be noted that the loast significant bits of A (0+14) may contain a value other than zero.

### 2.5.1.4 Circular Bullers

: \_

The FAM accesses arrays of data in external memory using the DPTR as an address pointer, DS0 and DS1 bits of the CTL register control the size of the array. The FAM allows a convenient way of handling the data array as in a FIFO, Only the appropriate number of the least significant bits of the DPTR are incremented on each access. The upper bits remain constant. Table 2.5 shows which bits are incremented. The rest remain

Instruction	OPC1 OPC8		웊	8	Operation
	0	0	0	0	Qij <= Cij + Y x Dij
YCHAO	0	0	0	-	Cli <- Cli + Y x Dij.
	0	0	-	0	Cil (- Y a Di)
	0	•	<del></del>	-	.Υ×
	0	-	0	0	Q  (= Q  x (1 + D  )
ξ.	0	-	0	-	î
	0	-	_	0	٠
	0		<b></b>	-	=
	_	0	0	0	A «- A + Σ (C[] x D[])
¥C¥6	-	0	0		A <- A + Y (Gij x Qij')
	-	0	-	•	٨
	-	0	-	_	î
	_	-	0	•	A <-A +Σ (C[i]xC[i])
VCMAG	_	-	0	-	^ - ^ • ^ ≥ ( Qij xQij)]
	-	-	-	۰	A CE (Cilyacil)
	-	-	-		A <- Σ (C[i] x C[i]*)

# TABLE 2.4. FAX Accelerator Instruction Sets

in 8 clock cycles. See Section 84, FAX Accelerator Module Performance, for more details. throughput of a complex multiply accumulate operation additions. The FAM pipeline allows a maximal we operand letches, four multiplications and four complex multiply and accumulate operation requires additions on the previous vector element. Each element, the FAM performs the multiplication and operand. White fetching operands for one vector access and the coefficient array for the second al a time, using its address generator for main memory muliply-accumulate operations for different vector elements. The FAM can letch up to two data elements overlaps the execution of operand fetches and throughput in vector operations, its two stage pipeline The FAX Accelerator Module is designed for optimal 2.5.1.5 Performance Considerations

Access to the FAM registors while It is executing a vector operation are delayed (as if the CWAIT input is active). When the FAM linishes the operation, access to the registers proceeds.

The FAM uses the full bandwidth of the external bus during VCMAD, VCMUL or VCMAC operations. While executing the VCMAG instruction, the bus is free as no external operands are required. In this case the core CPU proceeds execution in parallel with the FAM operation.

A1-A4 A1-A5	A0, A5-A23 A0, A6-A23 A0, A7-A23	32 36	0 ~ 0	-00
ncremented Address bits	Constant Address bits	DSI DSO External Buller Sizo(DW)	DSO	DSI

During VCMAD, VCMUL or VCMAC operations, external HOLD requests will be granted at the end of each memory access. Note that interrupt requests cannot be acknowledged until the FAM finishes a vector

## 2.5.2 FAM Registers and RAM Array

the an chip bus prolocal. See Section 3.4.7. reference to the registers and the RAM is done using accessed as memory-mapped VO devices. Any The FAM contains 7 registers and a 95 double-word RAM erray. These registers and internal RAM can be

boundary, and double-word accesses must be on double word boundary. Failing to do so will cause the register momory locations should be a multiple of a byte-length. Word accesses must be on word unpredictable results. All the registers, except for the Status Register (ST) ere rendable and writeable. ST is read only. Accessing

# 2.5.2.1 Coefficient RAM Array C[0]-C[95]

and holds one complex number. See Section 2.5.1.1. Each register in the coefficient array is 32-bits wide

on-chip memory for Instructions and data storage. storage only. It can be used as a fast, zero wait state Note that the RAM erray is not limited to coefficient

only if the instructions are loaded into this IVAM using word-aligned accesses. This can be achieved by chip RAM with one restriction: storing data in the on-chip RAM can be done only il all the data is written to the on-chip RAM. Data can also be stored in the onmoving aligned double words from the external memory using aligned word or double-word accesses. However, the RAM can be used for instruction storage

### 2.5.2.2 Mulliplier Input Register Y

This 32-bit register holds one complex operand (see Section 2.5.1.1). The Y register is mapped into two consecutive words called Y0 and Y1.

#### 2.5.2.3 Accumulator A

This 32-bit register holds one complex result (see Sec. 2.5.1.1). The A register is mapped into two consecutive words, also called A0 and A1.

only bits 15-30 (16 bits) are accessible. The rest of the Internally, A0 and A1 are 32-bit registers, however bits are used for a higher dynamic range on

vector in the	This is a 24-bit	4.3.6.4
5		
7	24.	
אסוח חפוחסרץ	8	•
3	pointer	
켷	ਰ	9
₹	7	

releaded with zeros. The number of bits that are set to zero (which defines the size of the circular buller) is controlled by CTL. The least-significant word of the vector in the main memory, in order to implement circular bullers, only the loast significant bits of the DPTH pointer are incremented. When the end of a called DPTR1. bullor is reached, the least significant bits of DP itt are DPTR is called DPTRO, and the most-significant byte is ne beginning of the data

#### 2.5.2.5 Coellicient Memory Vector Pointer CPTR.

\$13 - S13 -


27 - A18 28 - A17 29 - A16 20 - VCC3

NSJ2FX16

30 - AD8 37 - AD9 36 - AD 10 35 - A011 32 - A013 - A013

39 - CNO3

coefficient vector. The CPTR register holds the address and length of the



(number of C reg). Start address of coefficient's vector

Length of coefficient's vector (in double

<u>9</u> 95.05

Specifying 0 as the value of CPTRL will cause an unpredictable result.

oscour TSO -WA -AO -

VD3

KOA.

3 %

operation. For more details see Section 2.5.1. The CTL register controls the various modes of

# ā •


= = YCW6 Vector Complex Magnitude wate

50 8 5 50 8 5	8
OPC1-0 Operation code. 00 VCMAUL Vect 01 VCMAUL Vect	OPC1 OPC8 DS1 DS0
2	DS1
Vector C	080
ode. Vector Complex Multiply Add Vector Complex Multiply Vector Complex Multiply Accumu	×
r Mulii Muliiji	×
ay Add	CLN CO
<b>T</b>	8

### 2524 Data Pointer DPTR

- ST1 - ST0 | ST0

- RESERVED



## 4.4 SWITCHING CHARACTERISTICS

FIGURE

4-1. Connection Diagram

4.4.1 Definitions


specifically stated otherwise. The All the liming specifications given in this section refer to 0.5V or 2.0V on the rising or latting edges of CTTL when the capacitive loading of CTTL is 100 pF, unless

Ę

SET

specifications refer to 0.8 or 2.0V on the TTL output and input signals as illustrated in Figures 4-2 and 4-3, unless specifically stated otherwise.


ABBREVIATIONS: T.E.—usiling edge F.E.—falling edge L.E.—leading edge R.E.—rising edge



\_ \_ \_ 2.4V 99

FIGURE 4-2. Timing Specifications Standard (Signal Valid After Clock Edge)

FIGURE 4-3. Timing Specification Standard (Signal Valid Belore Clock Edge)



<u>ଞ୍</u>

SIG2h IDIS,

L 2.4V \_ 0.45V

2.00

\_ \_ \_ 0.45V

#### 4.2 ABSOLUTE MAXIMUM RATINGS 6 Device Specifications (Continued)

Il Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

these limits is not intended; operation should be limited permanent damage may occur. Continuous operation at Absolute maximum ratings indicate limits beyond which

> to those conditions Characteristics. specified under Electrical

Storage Temperature Temporature Under Dies J.051+ a 2.59-OC to 70°C

All input or Output Voltages with Respect to GND

-0.5V to +7V

oversivess the part. Applying voltage on logic pins beyond that level might cause latchup to the product. Note: Applying voltage beyond that level might

ELECTRICAL O
CHARACTERISTICS: TA
_
ō
ดั
5
= 0°C to $+70$ °C, $V_{CC}$ = 5V ±10%, GD = 0V
~
ဂ
2
쁘
3
•
8
9
_
1

				Supply Current 25 MHz, TA = 25 C, lout = 4(2)	S
3	340	3		CTIL Input Current (low)	Ξ
₹	4.0				
,				SPC Input Current (low) VIN = 0.4V, SPC in Input Mode	STILLS
2		I			7
3	8		2	1 eakage Current Vcc = 5.5V. VSS = 0V. VOUT = 0.4, 5.5V -20	1
	3			Tiput Long College CC - 5:51. 33	=
\$	૪		2	V SSV Vcc - 0V VM = 0.5.5V(1)	
•	0.40			Low Level Output Voltage   Lot = 4 mA	δ O
	2 15		:	High Level Output Voltage HO 400 PM	HOV
4				OSCIN Input High Voltage	HXV
<			5	COCIM Bibril TOM Actions	AYL
<	0.5			SCOIN law Voltage	
•	0.8		-0.5	l evel input Voltage	5
	25		.:	High Level Input Voltage	HIA
<	20.5	ŀ	3	Parameter teat Committee	Symbol
=	Max	140	E S		
	, 00 8 00	I Co	)C = 34	4.3 ELECTRICAL CHARACTERISTICS: TA = 0°C to +70°C, VCC = 5Y x 10%, GD = 0°	ដ

Note: 1: For all locals, except  $\overline{\rm SPC}$ . Note: 2: LCC is effected by the C and M bits in the CFO register; see Section 3.2.1.

# 2.0 Architectural Description (Continued)

DS0-DS1 Data-Buffer Size

8 double-words
16 double-words
32 double-words
64 double-words

=258

ğ details, see section 2.5.1.3. Close Accumulator (A0 and A1) whon set to 1 prior to beginning the operation. For more

ဥ operand in port D of the multiplier will be conjugated prior to multiplication. Conjugate when set to 1. The value of the

· .

### 2.5.2.7 Status Register ST

The ST register holds the status of the last vector

	QVF	7
	×	
1	x	
	×	
	.×	
	×	
	OP OPO	
	ခွ	•

9 2 Overflow occurred on calculation of A0. Overflow Indication (see section 2.5.1.2)

The ST register is cleared to 0 in the following cases: Overflow occurred on calculation of A1.

— the user writes directly to either A0 or A1,
— the user writes to the CTL register,

-upon reset.

# 3.0 Functional Description

## 3.1 POWER AND GROUNDING

The NS32FX16 requires a single 5-Volt power supply applied on 5 pinst VCC1-VCC5.

S Grounding connections are made on 6 pins: GND1-

VCC and ground. They should be attached to VCC. VSS 1.0 µF tantalum capacitor should be connected between capacitors can be used for this purpose. In addition, a noise level to a minimum. Two standard 0.1 µF coramic Decoupling capacitors should also be used to keep the point. Daisy chained connections should be avoided. pin to a power point, and from each GND pin to a ground single conductors should be run directly from each VCC respectively. If VCC and ground planes are not used. For optimal noise immunity, the power and ground pins should be connected to VCC and ground planes

#### 3.2 CLOCKING

pairs as close as possible in the NS32FX16.

signals: OSCIN and OSCOUT. The NS32FX16 provides an internal oscillator that interacts with an external clock source through two

Either an external signal-phase dock signal or a crystal can be used as the clock source. If a single-phase clock source is used, only the connection on OSCIN is baded with no more than 5 pF of stray capacitance. The also be met for proper operation voltage level requirements specified in Section 4.3 must required; OSCOUT should be left unconnected or

When operation with a crystal is desired, special care should be taken to minimize stray capacitances and inductances. The crystal, as well as the external HC components, should be placed in close proximity to the OSCIN and OSCOUT pins to keep the printed circuit trace lengths to an absolute minimum.




FIGURE 3-1. Power and Ground Connections




FIGURE 3-2(a). Crystal Interconnections TH OC




FIGURE 3-2(b). Crystal Interconnections
- 40 MHz, 50 MHz

RCL Component Value

6 2	Froquency (MHz)
321	AI (ku)
88	(PF)
20	<u>F</u> 2
200 200	<u>ĕ</u> 8
0.6	£ .
2 5	ĒR

TABLE 3-1. External Oscillator Specifications

#### Crystat Characteristics

...A1-Cut

Marinum Series Resistance5011	Maximum Shunt Capacitance?pF	40, 50 MHz - Third Overtone (parallel)	llesonance	Siability 0.01% from 0°C to 70°C	Tolerance 0.005% at 25°C	TVD0
501		Dentono (parallol)	famental (perallel)	from 0°C to 70°C	.0.005% at 25°C	

#### 3.2.1 Power Save Mode

CTTL and FCLK. The frequency is affected by the clock be used to significantly reduce the power consumption frequency required by the CPU (IMHz). reduce the CTTL clock frequency below the minimum register. The power save mode should not be used to solocied by properly setting the C and M bits in the CFG scaling factor. Scaling factors of 1, 2, 4 or 8 can be derive the internal clock as well as the external signals at times when the computational domand docreases. The device uses the clock signal at the OSCIN pin to The NS32FX16 provides a power save feature that con

maximum clock rate is selected. Upon reset, both C and M are set to zero; thus

only be controlled by programs running in supervisor the SETCFG instruction, the power save feature can Due to the fact that the C and M bits are programmed by

current for a crystal frequency of 50 MHz. the various scaling factors, and the resulting supply The following table shows the C and M bit settings for

## Clock Scaling Factor vs Supply Current

#### 3.3 RESETTING

The ITSII input pin is used to reset the NS32FX16. The CPU samples RSII on the falling edge of CTTL.

Whenever a low level is detected, the CPU responds



, RESET Y RST NS32FX16 PST0 SYSTEM RESET

traps are eliminated. The Internal latch for the edge momory are discarded; and any pending interrupts an terminated; any results that have not yet been written i sensitive NMI signal is cleared. immediately. Any instruction being executed in

operation. Whenever a Reset is applied, it must also remain active for not less than 64 CTTL cycles. See ell on-chip voltages are completely stable before On application of power HSTI must be hald low for at loast 50 µs altor VCC is stable. This is to ansure that Figures 3-4 and 3-5.

While in the Resct state, the CPU drives the signals ADS, RID, WR, DitE, TSO, UPI), and DDIN inactive ADD, AD15, A16, A23 and SPC are floated, and the state

the same frequency as OSCIN. The internal CPU clock and CTTL run at hall the frequency of the signal on the OSCIN pin. FCLK runs at

will begin execution at address 0. condition for approximately 8 clock cycles and then it signal is driven high, the CPU will stay in the reset The HOLD signal must be kept inactive. After the RST

to 0. Nivil is enabled to allow Non-Maskable Interrupts. The following conditions are present after reset due to

the PSR being reset to 0: racing is disabled.

Supervisor stack space is used when the TOS Supervisor mode is enabled. addressing mode is indicated.

U/S

User/Supervisor. of state 14.

User or Supervisor Mode status. High Indicates User Mode; low indicates

solected. While interrupts are disabled, a SETCI'G [I] instruction must be executed to declare the presence of the NS32202 if vectored interrupts are desired. If nonvoctored interrupts are required, a SETCFG without the

no floating point unit, a SETCFG without the [F] must be also not been declared. If there is a Floating-Point Unit, a SETCFG [F] instruction must be executed. If there is

1 1 1 EXTERNAL RESET (DAILONAL) 내네 \* 50 E

<b>&gt;</b> :	0001 Idn: WAIT Instruction.		<u>.                                    </u>
	nonn — Min : CPU inactive on bus.		
:	significant bit. Encodings are:		ă.
>	Bus cycle status code. STO is the least		ਰ 
		510-513	<u>-</u>

Address/Date Bus.

Autiplexed Address/Data Informati

laiches. During HLDA asserted, signal becomes an input and the C Signals the boginning of a bus cycle Bit 0 is the least significant bit of oad

can be used for controlling the addr

Address Strobe.

external DMA Controller is used. A external DMA cycle and generate monitors it to detect the beginning of

elevant strobe signals.

Whon

thould be pulled up to VCC through

of all other output signals is undefined.

The PSR is reset to 0. The CFG C and M bits are reset

**TS0** 

Timing State Output.
The falling edge of TS0 Identifies the beginning of state T2 of a bus cycle.

The rising edge identifies the beginning

No trace traps are pending.

Only film is enabled. INT is not enabled.

BPU is inactive high.

The Clock Scaling Factor is set to 1; refer to Section

≨:

Write Strobe. Supervisor Mode.

-

... 15

Activated during CPU or DMA write cyclos to enable writing of data to

memory or peripherals.

Note that vactor/non-vectored interrupts have not been

[i] must be executed. The presence/absence of the NS32081 or NS32381 has

> 0101 — Interrupt Acknowledge, 0100 -- Interrupt Acknowledge Master 0011 - Idle: Waiting for Slave. 0010 -- FAM Dain Transler. Cascaded. 201 100-A015 .... input-vulput signata

1011 - Read Read-Modily-Write 0110 - End of Interrupt, Master. 1111 - Broadcast Slave ID. 1110-Read Slave Status Word 0111 — End of Interrupt, Cascaded 1101 — Transfer Slave Operand. 1100 — Read for Effective Address 1010-Data Transfer. 1001 — Non-Sequential Instruction 1000 — Sequential Instruction Fetch Operand. Feich. SPC 

instruction. becomes an input and determines I activation of RD or WR. the data transfer during a bus cyc During HILDA asserted, this sign Slave Processor Control. Status signal indicating the direction Data Direction. IOX resistor.

output for slave processor transfused by a slave processor Used by the CPU as the data stro tcknowledge completion of a size


FIGURE 3-3. Recommended Reset Connections

RESET SWITCH (OPTIONAL)

		Tow state in which CWAIT is asserted. See Section 3.4.3.	•
Reset Output.	RSTO	asserted) or at the end of the last \$3 or	
Activated during CPU or DMA read cycles to enable reading of data from memory or positive reading reading or positive reading		zero to three wait states to be specified. The WAIT: WAIT2 value is sampled by	
Read Strobe.	징	Binary weighted Inputs, allowing from	WAIT2
A pulse on this line indicates the beginning of execution of an instruction.		Walt State Inputs	WAIT
Program Flow Status.	PFS	triggered) used to generate a CPU	
an external clock source is used to drive OSCIN.			RSTI
Crystal Output. This line is used as the return path for the crystal (if used). It must be left open when	080001	input from a crystal or an external clock source.	COCIA
When active (low), indicates that an interlocked operation is being executed.	•	A High-to-Low transition on this signal requests a non-maskable interrupt.	
debugging and recipi	5!	Non-Maskable Interrupt.	Z I
Internal Address Strobe. Signals the beginning of an on-chip bus cycle. IAS is a status signal used for	AS	A low level on this pin requests a maskable interrupt, INT must be asserted until the interrupt is actional	
released the bus.		Interrupt.	Z
bus.  Hold Acknowledge.  Activated by the CPU in response to the HOLD Input to indicate that the CPU has	HLDA	The CPU provides only one synchronization stage to minimize the HEMA letercy. This is to avoid opend deparations, in-ceas of heavy RIGLD activity (i.e., DAA controller cycles interferend with CPU cycles).	*
High Byte Enable. Status signal used to enable data transfers on the most significant byte of the data	HBE	aynchronously, in eatip and hold times may be violated in this case, it is recommended to synchronize it with CTTL to etheliaze the possibility of mytastable states.	
CFG register. See Section 3.2.1.		Nete: 11 the HOLD signal is generated	
the same as OSCIN or is lower, depending		multiprocessing purposes. See Section	
This clock is derived from the clock	FCLK	equest.  cuve, causes the CPU	HOLD
to control when the	1	states due to WAIT: WAIT2 (if any) are added only after CWAIT is removed (becomes high). See Section 3.4.3.	
Data Buffers Enable.	380	asserted (low) and the corresponding wait-state counter is initialized. The walt	
System Clock.  CITLI and CITL2 should be connected together externally.	CTTL1-2	WAIT I WAIT 2 inputs are sampled by the CPU during T3 or T3W II CWAIT	
an external BitBLT processing unit. The EXTBLT instruction activates this signal.		Causes the CPU to insert continuous wait states if sampled low at the end of	
BPU Cycle.  Activated (tow) during a bus cycle to enable	BPU	Signate Wait	4.1.2 Input
Address Latch Enable. Controls address latches.	ALE	Ground	GND 1-8
memory address bus.		Power	VCC1-8
High-Order Address Bits.	A16-A23	vile.	4.1.1 Supplies
Output Signals	4.1.3 Outp	DESCRIPTIONS	4.1 PIN D
		ice Specifications	4.0 Device

# 3.0 Functional Description (Continued)

In general, a SETCFG Instruction must be executed in the rest routine, in order to properly configure the CPU. The options should be combined and executed in a single instruction. For example, to doclare vectored interrupts, a Floating-Point unit installed, and bill CPU clock rate, execute a SETCFG [F, I] Instruction. Odclare non-vectored interrupts, no FPU, and full CPU clock rate, execute a SETCFG [ ] instruction.



## FIGURE 3-4. General Reset Yiming




FIGURE 3-5. Power-on Reset Requirements

#### 3.4 BUS CYCLES

The CPU will perform a bus cycle for one of the following reasons:

- To write or read data, to or from memory or porphoral devices. Peripheral input and output are memory mapped in National's Embodded System Processor family.
- To letch instructions into the eight-byte instruction queue. This happens whenever the bus would otherwise be idle and the queue is not already full.
- To acknowledge an interrupt and allow external circuitry to provide a vector number, or to acknowledge completion of an interrupt service routine.
- 4) To transfer information to or from a Slave Processor.
- To indicate an internal bus cycle (e.g., read of an on-chip FAM control register).

In torms of bus timing, cases 1 through 3 above are identical. For timing specifications, see Section 4. The only external difference between them is the four-bit

Slave Processor cycles differ in that separate control signals are applied and there is no address involved (Section 3.4.9).

When using an external DMA channel, NS32FX16 still generates bus control signals if the DMA controller provides inputs that indicate the beginning of the DMA cycle (ADS) and the cycle type (DDIN). However, the address is generated in this case by the external DMA Controller.

Case 5 does not represent an active bus cycle ( $A\overline{D}_{\infty}^{C}$  not asserted; instead, a special address strobe, IAS, is asserted). The purpose of these cycles is to allow a debug or trace device (e.g., ISE) to track bus transactions inside the chip.

#### 3.4.1 Bus Status

The NS32FX16 CPU presents four bits of Bus Status information on pins ST0-ST3. The various combinations on these pins Indicate why the CPU is performing a bus cycle, or, if it is idle on the bus, then why it is idle.

The Bus Status plns are interpreted as a four-bit value, with ST0 the least significant bit. Their values decode as follows:

- 0000 The bus is idle because the CPU does not need to perform a bus access:
- 0001 The bus is idle because the CPU is executing the WAIT instruction.
- 0010 FAM Data Transfer.
- 0011 The bus is idle because the CPU is waiting for a Slave Processor to complete an instruction.
- 0100— Interrupt Acknowledgo, Master.
  The CPU is performing a Read cyclo to acknowledge an interrupt request. See Section 3.4.6.
- 0101 Interrupt Acknowledge, Cascaded. The CPU is reading an interrupt vector to acknowledge a maskable interrupt request from a Cascaded Interrupt Control Unit.
- 0110 End of Interrupt, Master.
  The CPU is performing a Read cycle to indicate that it is executing a Return from Interrupt (HETI) instruction at the completion of an interrupt's service procedure.
- 0111— End of Interrupt, Cascadod.

  The CPU is performing a read cycle from a Cascaded Interrupt Control Unit to indicate that it is executing a Return from Interrupt (RET) instruction at the completion of an interrupt's service procedure.

  Sequential Instruction Folch.
- 1000— Sequential Instruction Folch.
  The CPU is reading the next sequential word from the instruction stream into the instruction Ouese. It will do so whonover the bus would otherwise be idle and the quoue is not already hull.
- 1001 Non-Sequential Instruction Felch.

  The CPU is portorming the first telch of instruction and after the fortunation of the first telch.

	Is purged. This will occur as a result of any tump or branch, any Interrupt or trap, or eaccution of certain instructions.
--	--

011 1010 The CPU is reading an operand which will subsequently be modified and rewritten. The write cycle of RMW will have a "write" en instruction. Read RMW Operand. The CPU is reading or writing an operand of

110-

<u>5</u> The CPU is reading information from memory in order to determine the Elective Address of an operand. This will occur whenever an instruction uses the Memory Read for Effective Address Calculation. Relative or External addressing mode.

Blafus.

==

1 50 1 Processor, or it is issuing the Operation the CPU is either transferring an instruction operand to or from a Slave See Section 3.4.9.2. Word of a Slave Processor instruction. The CPU is either transferring

The CPU is reading a Status Word from a Stave Processor after the Stave Processor has signalled completion of an instruction.

Read Stave Processor Status.

The CPU is initiating the execution of a Slave Processor Instruction by transferring the first byte of the instruction, which represents the slave processor identification. Broadcast Slave ID.

instruction, see Appendix A.

The Operand class columns give the Access Class for each general operand, defining how the addressing modes are interpreted (see Series 32000 Instruction Set Reference Manuel).

The Operand issued columns show the sizes of the operands issued to the Floating-Point Unit by the CPU. To indicates a 32-bit Double Word, "I indicates that the instruction specifies an integer size for the operand (B = Byte, W = Word, O = Double Word), "I indicates that the instruction specifies a Floating-Point size for the operand (F = 32-bit Standard Floating, L = 64-bit the operand (F = 32-bit Standard Floating, L = 64-bit operand (F = 3

0

Long Floating).

The Returned Value Type and Destination column gives the size of any returned value and where the CPU places It. The PSR Bits Affected column indicates which PSR bits, if any, are updated from the Slave Processor Status Word (Figure 3-26).

Table 3.5 gives the protocols followed for each Floating-Point instruction. The instructions are referenced by their mnemonics. For the bit encodings of each

\*Out": Terrelnate Protocol, Trap (F) New PSR 88 Value(s) FIGURE 3-28. Slave Proce

Any operand indicated as being of I cause a transfer if the Register addressectied. This is because the Floating are physically on the Floating-Point therefore available without CPU assistant

Word Formal

# TABLE 3-5. Floating-Point Instruction Protocols

	2	Operand 2	Operand 1	Operand 1 Operand 2	Returned Value	PSR B
 Mnemonic	Class		issued	is sue	Type and Dest	Affect
2		ŀ	-	-	1 to Op.2	TOTA
2	eac.			-	8 Op.2	7074
SUIS			•	-	B Op.2	PLOU
MOL	read.i			•	3	
 DIVI	read.f	(TIME.	-	-	1 80 CD.Z	Š
 <b>S</b> OV		write.	-	¥	f to Op.2	BOOM
 AIIC	Topod 1	write.f		*	1 to Op. 2	none
 NEGI	read.I	write.		*	1 to Op. 2	none
 CMIY	read.f	i.bae.i	-	-	N/	N,Z,L
 FLOON	rend.f	write.i	-	Š	In Op.2	none
HUNCE	read.f	write.	-	3	1809	1010
 HOUNDE	read.J	write.i	-	*	740 01	S S S S S S S S S S S S S S S S S S S
MOVEL	read.F	write.L	• тп	Š	1.00.2	200
 MONLE	read i	write.F	_	82	7 80 09.2	ş
 MOVI	read.i	write.f	-	N/A	1 to Op.2	Pone
 FSB	read D	\$	0	Z,	₩.	none
 SFSR	N.	write.D	NA	Š	D to Op.2	none
 PO Y		read.i	-	-	I to FO	none
 DOM	read.	read.	-		l to FO	700
 SCALBI	read.	mw.l	-	-	1 to Op.2	none
 LOCBI	read.f	write.f	-	N/A	1 to Op.2	none.
 Note: D - Double Word						

3.34

i ... Integer size (B. W. D) specified in mnemonic.

! - Floating-Point type (F. L) specified in minemorks N/A ... Not Applicable to this instruction.

# 3.0 Functional Description (Continued)

5) Set "Return Address" to the address of the first byte of the trapped instruction.

Perform Service (Vector, Return Address), Figure

3.7.8.3 Trace Trap Sequence

In the Processor Status Register (PSR), clear the P

2) Copy the PSR into a temporary register, then dear PSR bits S, U and T.

3) Push the PSR copy onto the Interrupt Stack as a 16-

6) Perform Service (Vector, Return Address), Figure

5) Sel "Return Address" to the address of the next

4) Set "Vector" to 9.

3.8 SLAVE PROCESSON INSTRUCTIONS

is validated by the F bit in the CFG register. by a slave processor. The floating point instruction set the Boating-point instruction set, as being executable The NS32FX16 supports only one group of instructions

without any slave processor continuncation attempted by the CPU. This allows soltware emulation in case an external floating-point unit (FPU) is not used. If a floating-point instruction is encountered and the F bit in the CFG register is not set; a Trap (UND) will result,

### 3.8.1 Slave Processor Protocol

Slave Processor Instructions have a three-byte Basic Instruction field, consisting of an ID Byte followed by an Operation Word. The ID Byte has three functions:

1) it Identifies the Instruction as being a Slave Processor instruction.

 It determines the formal of the following Operation It specifies which Slave Processor will execute It. Word of the Instruction.

3.4.1), the CPU transfers the ID Byte on the least-significant half of the Date Bus (AD0-AD7). All Slave Processors input this byte and decode It. The Slave Processor selected by the ID Byte is activated, and from this point the CPU is communicating only with it. If any other slave protocol was in progress (e.g., an aborted Slave instruction), this transfer cancels applying Status Code 1111 (Broadcast ID, Section initiates the sequence outlined in Figure 3-25. White Upon receiving a Slave Processor Instruction, the CPU

> Siep Status Combinations: Send ID (ID): Code 1111 Xter Operand (OP): Code 1101 Read Status (ST): Code 1110 Statue Action

1 885 Slave Starts Execution, CPU CPU Sands ID Tyte.
CPU Sands Operation Word.
CPU Sands Required Operands. Prefetches.

Ŝ **2**1 CPU Reads Results (If Any). CPU Reads Status Word. (Trapi Aller Flags?)

Slave Pulses SPC Low.

FIGURE 3-25. Slave Processor Prolocol

Status Code 1101 (Transfer Slave Operand, Section 3.4.1). Upon receiving it; the Slave Processor decodes it, and at this point both the CPU and the Slave pins AD8-AD15 and 6-15 appear on pins AD0-AD7. Processor are aware of the number of operands to be transferred and their sizes. The Operation Word is The CPU next sends the Operation Word while applying swapped on the Data Bus; that is, bits 0-7 appear on

CPU is solely responsible for memory accesses, these extensions are not sent to the Slave Processor. The Operand, Section 3.4.1). Status Code applied is 1101 (Transfer Slave Processor any Addressing Mode extensions which may be Using the Addressing Mode fields within the Operation Word, the CPU starts feithing operands and Issuing them to the Slave Processor. To do so, it references appended to the Slave Processor instruction. Since the

pulsing SPC low. Processor starts the actual execution of the Instruction. Upon completion, it will signal the CPU by Alter the CPU has issued the last operand, the Slave

for Slave). the CPU will wait, applying Status Code 0011 (Waiting the CPU is free to prefetch instructions into its quows. If it tills the queue before the Slave Processor finishes, While the Slave Processor is executing the instruction

protocol, but will immediately trap through the Stave vector in the Interrupt Table. Certain Stave Processor the Slave Processor. The CPU will not continue the 0) is sel, this indicates that an error was detected by the format shown in Figure 3-26. If the O bit ("Out", Bit read a Status Word from the Stave Processor, applying Status Code 1110 (Read Stave Status). This word has Upon receiving the pulse on SPC, the CPU uses SPC to Siatus Word. instructions cause CPU PSR bits to be loaded from the

the CPU white applying Status Code 1101 (Translo The last step in the protocol is for the CPU to read Read cycles from the Stave Processor are performed by result, if any, and transfer it to the destination.

### 3.0 Functional Description (Continued)

## 3.4.2 Basic Read and Write Cycles

3.7 for a road cycle, and Figure 3.8 for a write cycle. to either memory or peripheral device is shown in Figure The sequence of events occurring during a CPU access

pointharal device is capable of communicating with the CPU at full speed. If not, then cycle extension may be requested through CWAIT and/or WAIT1-2. The cases shown assume that the selected memory or

idle"). A full-speed bus cycle is performed in four cycles of the CTTL clock signal, labeled T1 through T4. Clock cycles not associated with a bus cycle are designated Ti (for

informing external circuity that a bus cycle is starting and of providing control to an external fatch for demultiplexing Address bits 0-15 from the ADO-AD15 pins. See Figure 3-6. on the ADS pin, which serves the dual purpose of AD15 and A16-A23. It also provides a low-going pulse During T1, the CPU applies an address on pins ADO

> romovos the address latch strobe from the critical path 3.7). This eliminates the need for inverting the existing ADS off-chip to generate the address latch strobe, and cycles, and in external DMA cycles. ALE is assorted However, using the ALE output signal is suggested for controlling the address latch, to normal CPU read (high) at T4, and is deassorted (low) at T1 (see Figuro

> > ÷

In CPU road and write cyclos that access the on-chip FAM, in slave cycles and in non-DMA idle states, ALE is always high. ALE is active (high) after resol. ALE is During this time also the status signals DIDIN, indicating never Tri-State

become valid. whether the high byte (AD8-AD15) is to be referenced. the direction of the transfor, and fille, indicating

to either accept or present data. Note that the signals A16-A23 remain valid and need not be latched. During T2 the CPU switches the Data Bus, AD0-AD15

3




FIGURE 3-6. Bus Connections

3.1.1 PRINTED ANNUAL TOTAL interrupt and trap requests as follows: The NS32FX16 CPU Internally prioritizes simultaneous

2) Non-Maskable Interrupt

sequence called "Service" is defined in Figure 3-24. pushing the Processor Status Register and establishing type of interrupt or trsp. This sequence will include the CPU first performs a sequence dependent upon the Upon detecting any interrupt request or trap condition. a Vector and a Return Address. The CPU then performs

begins either at the next instruction boundary or at the pin receives a failing edge, or the INT pin becomes active with the PSRI bit set. The interrupt sequence loops. The graphics instructions are interruptible. case of string or graphic instructions that have interior next interruptible point during its execution, as in the

1. If a String instruction was interrupted and not yet

6) Push MOO Register onto the Interrupt Stack as a 16-5) Flush Queue: Non-sequentally letch first instruction

bit value. (The PSR has already been pushed as

of Interrupt Routine.

Register.

"Helurn Address" to the address of the next

8) Copy temporary MOD Register to MOD Register. 7) Push the Return Address onto the Interrupt Stack

FIGURE 3-24: Service Sequence Invoked during All Interrupt/Trap Sequences

89 8 32-bit quantity.

a 16-bit value.)

2. Copy the Processor Status Register (PSR) into a temporary register, then clear PSR bits S, U, T, P and

3

. . .

э ,:

byle read.

b. Set "Vector" to 0.

5. Here the interrupt is Vectored. Read "Byte" from address FFFE0016, applying Status Code 0100 (Interrupt Acknowledge, Master: Section 3.4.1).

FIGURE 3-7. Off-Chip Read Cycle Timing

ນ

6. If "Byte" >= 0, then set "Vector" to "Byte" and go to

1) Traps other than Trace (Highest priority)

3) Maskable Interrupts

(Lowest priority)

3.7.8 Exception Acknowledge Sequences: 4) Trace Trap Detail Flow

9. Perform Service (Vector, Return Address)

Stack as a 16-bit value.

8. Push the PSR copy (from Step 2) onto the Interrupt

Admoviedge, Cascaded: Section 3.4.1).

b. Road Voctor applying the Cascade Address just

interrupt source is Cascaded. (More negative values are reserved for future use.) Perform the following:

Read the 32-bit Cascade Address from memory

The address is calculated as INTBASE + 4 \* Bylo. read and Status Code 0101 (Interrupt

For purposes of the following detailed discussion of the Service sequence.

3.7.8.1 Maskable/Non-Maskable Interrupt Sequence

3) Read the Program Base pointer from memory

address MOO + 8, and add it to the Offset field from the Descriptor, placing the result in the Program

2) Move the Module field of the Descriptor into the

Vector'4+INTBASE Register contents.

temporary MOD Register.

t) Read the 32-bit External Procedure Descriptor for the Interrupt Dispatch Table: address is

Service (Vector, Return Address):

This sequence is performed by the CPU when the NMI

4) Read the new Static Base pointer from the memory address contained in MOD, placing it into the SB

Counter.

a. Clear the Processor Status Register P bit.

Set "Return Address" to the address of the first byte of the Interrupted instruction. Otherwise, set instruction.

3. If the interrupt is Non-Maskable:

Read a byte from address FFFF0016, applying Status Code 0100 (Interrupt Acknowlege, Master: Section 3.4.1). Discard the byte read.

Set "Vector" to 1.

c. Go to Step 8.

4. If the interrupt is Non-Vectored:

ΨP.

a. Raad a byte from address FFFE0016. applying Status Code 0100 (Interrupt Acknowledge, Master: Section 3.4.1). Discard the

c. Com Step 8.

2) Set "Vector" to the value corresponding to the bap 1) Restore the currently selected Stack Pointer and 3.7.8.2 Trap Sequence: Traps Other Than values at the start of the trapped instruction. the Processor Status Register to their original

ILL: Vector=3
Vector=4.
Vector=5.
Vector=6.
Vector=7.
Vector=8. Vector=10.

3) Copy the Processor Status Register (PSR) Into a jemporary register, then clear PSR bits S. U. P and

4) Push the PSR copy onto the interrupt Stack as a 16 bit value.

S

# 3.0 Functional Description (Continued)

### 3.7.4 Non-Maskable Interrupt

The Non-Maskable Interrupt is triggered whenever a failing edge is detected on the NMI pin. The CPU performs an "interrupt Acknowledge, Master" bus cycle when processing of this interrupt actually begins. The Interrupt Acknowledge cycle differs from that provided for Maskable interrupts in that the address presented is FFF0016. The vector value used for the Non-Maskable Interrupt is faken as 1, regardless of the value read from the bus.

The service procedure returns from the Non Maskable interrupt using the Return from Trap (RETT) Instruction. No special bus cycles occur on return.

For the full sequence of events in processing the Non-Maskable Interrupt, see Section 3.7.8.1.

#### .7.5 Traps

Traps are processing exceptions that are generated as direct results of the execution of an instruction. The Return Address pushed by any trap except Trap (TRC) is the address of the first byte of the Instruction during which the trap occurred. Traps do not disable interrupts, as they are not associated with external events. Traps recognized by NS32FX15 CPU are:

Trap (SLAVE): An exceptional condition was detected by the Floating Point Unit during the execution of a Slave Instruction. This trap is requested via the Status Word returned as part of the Slave Processor Protocol (Section 3.8.1).

Trap (ILL): Illegal operation. A privileged operation was attempted while the CPU was in User Mode (PSR bit U=1).

Trap (9VC): The Supervisor Call (SVC) Instruction was executed.

Trap (DVZ): An attempt was made to divide an integer by zero. (The SLAVE trap is used for Floating Point division by zero.)

Frap (FLG): The FLAG Instruction detected a \*1° is no CPU PSR F bit.

frep (BPT): The Breakpoint (BPT) instruction was secured.

frap (TRC): The instruction just completed is being raced. See Section 3.7.6.

rap (UND): An undefined opcode was encountered у the CPU.

### 1.7.6 Instruction Tracing

refruction tracing is a feature that can be used during abunging to single-step through selected portions of a rogram. Tracing is enabled by setting the T-bit in the SR Register, When enabled, the CPU generates a race Trap (TRC) after the execution of each struction.

I the beginning of each instruction, the T bit is copied to the PSR P (Trace "Pending") bit. If the P bit is set at the end of an instruction, then the Trace Trap is tivated. If any other trap or interrupt request is made uring a traced instruction, its entire service procedure.

is allowed to complete before the Trace Trap occurs. Each interrupt and usp sequence handles the P bit for proper tracing, guaranteeing only one Trace Trap per instruction, and guaranteeing that the Rolum Addross pushed during a Trace Trap is always the address of the next instruction to be traced.

Due to the fact that some instructions can clear the T and P bits in the PSR, in some cases a Trace Trap may not occur at the end oil the instruction. This happens when one of the privileged instructions, BICPSRW or LPRW PSR, is executed.

In other case, it is still possible to guarantee that a Trace Trap occurs at the end of the instruction, provided that special case is taken before returning from the Trace Trap Service Procedure. In case a BICPSRB instruction has been essecuted, the service procedure should make sure that the T bit in the PSR copy saved on the interrupt Stack is set before essecuting the RETT instruction to the program being traced. If the RETT or RETI instructions have to be traced, the Trace Trap Service Procedure should set the P and T bit since PSR copy of the interrupt Stack that is going to be restored in the execution of such instructions.


While debugging the NS32FX16 instructions which have interior loops (BBOR, BBXOR, BBXOR), BBFOR, EXTBLT, MOVMP, SBITPS, TBITS), special care must be taken with the single-step usp. If an interrupt occurs during a single-step of one of the graphics instructions, the interrupt will be serviced. Upon return from the interrupt will be serviced. Upon return from the interrupt service routine, the new NS32FX16 instruction will not be re-entired, due to a single-step-trap. Both the NAI and RM Interrupts will cause this behavior. Another single-step operation (S command in DBUCMON16) will resume from where the instruction was Interrupted. There are no side effects from this early termination, and the Instruction will complete normally.

For all other Series 32000 instructions, a single-step operation will complete the entire instruction before trapping back to the debugger. On the instructions mentioned above, several single-step commands may be required to complete the instruction, ONLY when interrupts are occurring.

There are some suggested methods to give the appearance of single-stepping for these NS32FX16 instructions.

- 1. MON16 monitors the return from the single-step trap vector's PC value. If the PC has not changed since the last single-step command was issued, the single-step operation is repeated. It is also edvisable to ensure that one of the NS22FX16 instructions is being single-stepped by inspecting the first byte of the address pointed to by the PC register. If it is 0x0E, then the instruction is an NS32FX16 specific instruction.
- A breakpoint following the instruction would also trap after the instruction had completed.
- Nete: If instruction tracing is enabled while the was instruction as esercised, the Trap (TRC) occurs after the nest interrupt, when the interrupt service procedure has maurised.


# 3.0 Functional Description (Continued)



to a surgrap

FIGURE 3-8. Off-Chip Write Cycle Timing

မှု



#### <u>ပ</u> (၁ Functional Description (Continued)

In a system which uses cascading, two tasks must be performed upon initialization:


 For each Cascaded ICU in the system, the Mater which it receives the cascaded requests. ICU must be informed of the line number (0 to 15) on

 A Cascade Table must be established in memory.
 The Cascade Table is located in a NEGATIVE each of up to 16 Cascaded ICUs. 32-bit addresses, pointing to the Vector Registers of direction from the location indicated by the CPU Interrupt Base (INTBASE) Register. Its entries we

Register. The 32-bit entry at this address must be set to the address of the Hardware Vector Register of the .1. Multiply this value by 4, and add the resulting negative number to the contents of the INTBASE Cascaded ICU. Figure 3-18 Illustrates the position of the Cascade Table. To find the Cascade Table entry for a Cascaded subtract 15 from it, giving an index in the range -16 to ICU, take its Master ICU line number (0 to 15) and This is referred to as the "Cascade

> this address, the CPU performs an "Intorrupt Acknowledge, Cascaded" bus cycle, reading the linal vector value. This vector is interpreted by the CPU as an unsigned byte and can therefore be in the range 0 Cascade Address from the referenced entry. Applying uses it as an index into the Cascado Table and roads itto voctor number. The CPU, soeing the negative value negative Cascade Table index instead of a (positive) Upon receipt of an Interrupt request from a Cascaded ICU, the Master ICU interrupts the CPU and provides the

It performs an "End of Interrupt, Cascaded" bus cycle, informing the Cascaded ICU of the completion of the whereupon the Master ICU again provides the negative Cascaded Table index. The CPU, seeing a negative Instruction, as it would for any Maskable Interrupt. The CPU performs an "End of Interrupt, Master" bus cycle, procedure executes the Return from Interrupt (RETI) In returning from a Cascaded Interrupt, the service diacarded. Address from the Cascade Table. Applying this address, value, uses it to find the corresponding Cascade lervice routine. The byte read from the Cascaded ICU is



following that instruction rance it might have sampled the  $|\overline{W}|^2$  this bakes the KCU desirated if The could cause the CCU to provide an install vector T or every two problem the above constraint about the marketment with the CPU intertact cycle is not known in advance.

9 N810; If an interrupt must be masked off, the CPU can do so by enting the corresponding but in the literaryst Mask Register of the Interrupt Constroller, However, if an interrupt is set pending the controller of the controller of the controller of the the controller of the controller of the controller of the the controller of the controller of the controller of the the controller of the controller of the controller of the the controller of the controller of the controller of the the controller of the controller of the controller of the controller of the the controller of the controller of the controller of the controller of the the controller of the controller of the controller of the controller of the the controller of the controller

### <u>ယ</u> ဝ Functional Description (Continued)

At this time the signals TSO (Timing State Output), DBE (Data Buffer Enable) and either RD (Read Strobe) or WR (Write Strobe) will also be activated.

will be extended. See Section 3.4.3. 12, on the rising edge of CTIL, the CWAIT and WAIT-2 signals are sampled to determine whether the bus cycle and it occurs at least once in a bus cycle. At the end of The T3 state provides for access time requirements

longer to meet the data hold time requirements. The HD (ADO-AD15) is sampled at the beginning of T4 on the rising edge of CTTL. Data must, however, be held a little If the CPU is performing a read cycle, the data bus device providing the input data. so its rising edge can be safely used to disable the signal is guaranteed not to go inactive before this time.

The T4 state finishes the bus cycle. At the beginning of T4, the RID or Will, and TSO signals go inactive, and on the falling edge of CTTL, DBE goos inactive, having beginning of 14, anticipating the following bus cycle (if Write cycles remains valid from the CPU throughout T4. Note that the Bus Status lines (ST0-ST3) change at the provided for necessary data hold times. Data during

#### 3.4.3 Cycle Extension

To allow sufficient access time for any speed of memory or peripheral device, the NS32FX16 provides for extension of a bus cycle. Any type of bus cycle except a Slave Processor cycle can be extended.

cycle can be clearly extended by causing the 13 state to be repeated. This is the purpose of the WAIT1-2 and In Figures 3-7 and 3-8, note that during T3 all bus CWAIT input signals. control signals from the CPU are flat. Therefore, a bus

At the end of state T2, on the rising edge of CTTL WAIT 1-2 and CWAIT are sampled.

However, the WAIT1-2 inputs are only sampted by the CPU at the end of state T2. They are ignored at all other extended by at least one clock cyclo. Thus, one or of the above signals can be activated at one time will be inserted after the next T-State. Any combination more additional T3 states (also called wait state T3W) If any of these signals are active, the bus cycle will be

used to insert up to 3 wait states, according to the The WATET-2 inputs are binary weighted, and can be

WAIT2 WAIT1 Number of Wait States
-----------------------------------

CWAIT causes wait states to be inserted continuously as long as it is sampled active. It is normally used when the number of wait states to be inserted in the CPU bus

The following sequence shows the CPU response to the WATT1-2 and CWATT inputs.

. Start bus cycle.

3. If the WATT-2 inputs are both inactive, then go to stop 6. Sample WAIT 1-2 and CWAIT at the end of state 12.

4. Insort the number of wait states selected by

WAIT1-2.
5. Sample CWAIT again.

Il CWAIT is not active, then go to step 8.
 Insert one wait state and then go to step 5.

Complete bus cycle.

3.4.4 Data Access Sequences is due to CWAIT.

Figure 3.9 shows a bus cycle extended by three wait states, two of which are due to WATZ and one of which

individual byte addressing on a 16-bit bus. address; that is, it uniquely identifies one of up to 16,777,216 eight-bit-memory:locations. An Important feature of the NS32FX16 is that the presence of a 16-bit any memory address. The NS32FX16 provides a special control signal, I ligh Byte Enable (I IUE), which faciliates data item, regardless of size, may be placed starting at data bus imposes no restrictions on data alignment; any The 24-bit address provided by the NS32FX16 is a byte

Memory is organized as two eight-bit banks, each bank receiving the word address (A1-A23) in parallel. One bank, connected to Data Bus pins AD0-AD7, is enabled to respond to even byte addresses; i.e., when the least connected to Data Bus pins AD8-AD15, is enabled when significant address bit (A0) is low. The other bank HBE is low. See Figure 3-10.




FIGURE 3-10. Memory Interface

Any bus cycle falls into one of three categories: Even Byre Access, Odd Byre Access, and Even Word Byre Access. All accesses to any data type are made up of Access. All accesses to any data type are made up of sequences of these cycles. Table 3-2 gives the state of A0 and HIBE for each category.

TABLE 3-2. Bue Cycle Categories

Even Byte Odd Byte Even Word	Calegory
00-	HBE
0 - 0	٥

Accessors of operands requiring more than one bus cycle are performed sequentially, with no ide T-States soparating them. The number of bus cycles required to soparating them. The number of bus cycles required to reansfer an operand depends on its size and its irransfer an operand depends on its size and its alignment (i.e., whether it starts on an even byte address or an odd byte address). Table 3-3 sits the bus cycle performed for each situation. For the timing of A0 and HDE, see Section 3.4.2.

#### 3.4.4.1 Bit Accesses

The Bil Instructions perform byte accesses to the byte containing the designated bil. The Test and Set Bil instruction (SBIT), for example, reads a byte, alters it, and rewrites it, having changed the contents of one bil.

### 3,4.4.2 Bit Floid Accesses

An access to a Bit Field in memory always generales a Double-Word transfer at the address containing the least significant bit of the field. The Double Word is read by an Estract Instruction; an insert instruction reads a Double Word, modifies it, and rewrites it.

## 3.4.4.3 Extended Multiple Accesses

The Autility Extended Integer (MEI) instruction will the abult of the return a result-which is twice the size in bytos of the operands reads. If the multiplicand is in momory, the most-significant half of the result is written first (at the higher-address), then the least-significant half.

### 3.4.5 Instruction Fetches

Instructions for the NS32FX16 CPU are "prefetched": that is, they are input before being prooded into the next that is, they are input before being prooded into the next evaluable entiry of the eight-byte instruction One. The CPU performs two types of Instruction Felich Cycles. Sequential and Non-Sequential. These can be distinguished from each other by their differing status combinations on pins ST0-ST3 (Section 3.4.1).

A Sequential Fetch will be performed by the CPU whenever the Dala Bus would otherwise be die and the instruction Ouseus is not currently full. Sequential flustrotes are aways. Even Word Read cycles (Table 3-2). Fetches are aways. Even Word Read cycles (Table 3-2). A plump in the normally sequential flow of a program. Any jump in the normally sequential flow of a program. Any jump or banch instruction, a trap or an interrupt, will cause the next instruction fetch cycle to be Non-Sequential.

In addition, certain instructions flush the instruction queue, causing the next instruction fetch to display Non-Sequential status. Only the first bus cycle after a break displays Non-Sequential status, and that cycle is break displays Non-Sequential status, and that cycle is either an Even Word Read or an Odd Byte Read, depending on whether the destination eddress is even or odd.

### 3.4.6 Interrupt Control Cycles

Activating the INT or NIMI pin on the CPU will initiate one or more bus cycles whose purpose is interrupt control rather than the transfer of instructions or data, restoration of the Return from Interrupt instruction (RETI) will also cause Interrupt Control bus cycles. These differ from instruction or data transfers only in the status presented on pins \$10-\$13. All Interrupt Control cycles are single-byte Read cycles.

Table 3.4 shows the Interrupt Control sequences associated with each interrupt and with the return from its service routine. For full details of the NS32FX16 Interrupt structure, see Section 3.7.

BUS CYCLE

BUS CYCLE

PROGRAM COUNTER

PROGRAM ADDRESS

POP1




FIGURE 3-21. Return from Interrupt (RETI) Instruction Flow

# 3.7.3.2 Vectored Mode: Non-Cascaded Case

In the Vectored mode, the CPU uses an Interrupt Control Unit (ICU) to prioritize up to 15 Interrupt requests. Upon receipt of an interrupt request on the requests. Upon receipt of an interrupt request on the reput periority and interrupt request on the NT pin, the CPU periority a vector valve from the low-order byte of the Data Bus. This vector is then used as an index into the Dispatch Table in order to find the External Procedure Descriptor for the proper interrupt service procedure. The service procedure eventually returns via the Return from interrupt (RETI) Instruction, which periority an End of Interrupt bus cycle, informing the ICU that it may re-prioritize any interrupt requests the CU guess to determine whether it needs also to inform a Cascaded ICU.

In a system with only one ICU (16 levels of interrupt), the vectors provided must be in the range 0 through 127; that is, they must be positive numbers in eight bits. By providing a negative vector number, an ICU (lags the interrupt source as being a Cascaded ICU (see below).

# 3.7.3.3 Vectored Mode: Cascaded Case

in order to allow up to 256 levels of Interrupt, provision is made both in the CPU and in the NS32202 Interrupt grade both in the CPU and in the NS32202 Interrupt Control Unit (ICU) to transparently support cascading. Figure 3-23 shows a typical cascaded configuration. Note that the interrupt output from a Cascaded ICU goes to an interrupt Request input of the Master ICU, which to the only ICU which drives the CPU (NT prin.

# 3.0 Functional Description (Continued)

## 3.7.2 Returning from an Exception Service Procedure

To return control to an interrupted program, one of two instructions can be used: RETT (Return from Trap) and RETI (Return from trap) and RETI (Return from Interrupt).

RETT is used to return from any trap or a non-maskable interrupt service procedure. Since some traps are often used deliberately as a call mechanism for supervisor mode procedures. RET can also adjust the Stack Pointer (SP) to discard a specified number of bytes from the original stack as surplus parameter space.

RETI is used to return from a maskable interrupt service procedure. A difference of RETT, RETI also informs any exempla interrupt control units that interrupt service has completed. Since Interrupts are generally asynchronous external events, RETI does not discard parameters from the stack.

Both of the above instructions always restore the PSR, MOO, PC and SB registers to their previous contents.


### 3.7.3 Maskable Interrupts

The INT pin is a level-sensitive input. A continuous low level is allowed for generating multiple interrupt requests. The input is maskable, and is therefore enabled to generate interrupt requests only white the Processor Status Register I bit is set. The I bit is automatically cleared during service of an INT or NMI request, and is restored to its original setting upon return from the interrupt service routine was the RETT or RETI instruction.

The INT pin may be configured via the SETCFG Instruction as either Non-Vectored (CFG Register bit La) or Vectored (bit la1).

### 3.7.3.1 Non-Vectored Mode

In the Non-Vectored mode, an interrupt request on the INT pin will cause an interrupt Acknowledge bus cycle, but the CPU will ignore any value read from the bus and use instead a default vector of zero. This mode is useful for small systems in which hardware interrupt prioritization is unnecessary.



POP AND DISCARD

### • **u** ~ -~ Other bus cycles (instruction prefetch or slave) can occur here. Cycle Type Other bus cycles (instruction prefetch or slave) can occur here. 3.0 Functional Description (Continued) Odd Byle Even Word Even Byle Odd Byte Even Word Even Dyte Even Word Even Word Even Word Even Dyle Even Word Even Word Even Byle Odd Byte Ewen Word Even Word Odd Byle 131V 9148 DALE 0 **A.5 > > .** 1 · . 4 > . 4 > . 4 **\*** \* 2 <u>></u> > Address 9 છ 9 31 AB Even Double-Word Access Sequence Odd Double-Word Access Sequence Even Quad-Word Access Sequence Odd Quad-Word Access Sequence A. Odd Word Access Sequence TABLE 3-3. - 0 00 -00 00 BYTE 4 8YTE 4 Access Sequences E STAB BYTE 3 C 31AB CHIA 00 BYTE 2 BYTE 2 BYTE 2 **BYTE 2** Byte 4 Byte 6 Don't Care Byte 1 Dyte 3 Byte 0 Byte 2 Don't Care Byte 0 Byte 2 Don't Care Byte 5 Byte 7 Byte 1 Dyte 3 Byte 0 Don't Care High Bus 3148 1 3148 BYTE 1 BYTE 1 1 3140 O 31.AB Don't Caro Byto 5 Byto 7 Byte 1 Dyte 3 BYTE 0 Byte 4 Dyte 6 Oyle O Oyle 2 9776 Byte 1 Dyle 3 911E 0 Byte 0 Byte 2 Don't Care Byte 1 93176 Low Bus Don'i Care Don'i Care ŧ 1 1 1 ŧ

point of the programmer.

RETURN ADDRESS

(HSDd)

**32 811S** 

Interrupt /	,	Cycle
Interrupt Acknowlodge		Cycle Status
.££££0016 0	A. Non-M	Address DON
•	laskable	
-	Interrupt	E.
0	Control	<b>&gt;</b>
Don'i Care	A. Non-Maskable Interrupt Control Sequence	AO High Bus
Don't Care		Low But

B. Non-Vectored Interrupt Control Sequence

None: Performed through Return from Trap (RETT) Instruction.

Interrupt Acknowledge FFFE0016 0 Don't Care

Don'i Care

Interrupt Return

None: Performed through Return from Trap (RETT) Instruction.

Interrupt Acknowledge 0100 C. Vectored Interrupt Sequence: Non-Cascaded

FFFE0016 0 Don't Care

Vector: Range: 0-127

0 Don't Care

Interrupt Return 1 0110

FFFE0016

Voctor: Same as in Previous Int Ack. Cycle

Don't Care Cascade Index: . range - 16 to -1

D. Vectored Interrupt Sequence: Cascaded

Vector,range 0-255; on appropriate half of Data Bus for even/odd Bddre33

(The CPU here uses the Cascade Index to find the Cascade Address)
Cascade 0 1 or 0 o

Addross

00

Inverrupt Acknowledge

FFFE0016

0

Don't Care Cascade Index: same as in

Interrupt Return 0110

FFFE0016

0

0

previous Int. Ack. Cycle

Don't Care Don'i Care

(The CPU here uses the Cascade Index to find the Cascado Address.)
Cascade 0 1 or 0 or
Address 0 1.1 If the Cascaded ICU address to Even (AO is low), then the CPU apples HBE high and reads the vector number from bits 0-7 of the Data

If the address in Odd (AG is high), then the CPU applies HIEC tow and reads the vector number from this \$-15 of the Data Bus. The vector number may be in the sample 0-255.

VECTOR - (1) - 20 INTBASE REGISTER INTERRUPT BASE OFFSET FFSET MODULE SUIVIS PSA DESCRIPTOR ENTRY POINT ADDRESS PROGRAM BASE POINTER LINK BASE POINTER MODULE TÄGLE ENTRY STATIC BASE POINTER PROGRAM COUNTER (RESERVED) NEW MODULE MODULE ğ (PUSH) DESCRIPTOR (32 BITS) CASCADE TABLE ł DISPATCH TABLE MODULE TABLE ENTRY INTERRUPT STACK MODULE TABLE 1 NEW STATIC BASE SB REGISTER 32 BITS . .

FIGURE 3-19. Exception Acknowledge Sequence

47

## 3.0 Functional Description (Continued)

### 1.7 EXCEPTION PROCESSING

Exceptions are special events that after the sequence if instruction execution. The CPU recognizes two basic ypes of exceptions: Interrupts and traps.

In Interrupt occurs in response to an event signalled by critivating the fillid or livif input signals. Interrupts are ypically requested by peripheral devices that require he CPU's attention.

raps occur as a result either of exceptional conditions (e.g., attempted division by zero) or of specific naturations whose purpose is to cause a trap to occur (e.g., supervisor call instruction).

When an exception is recognized, the CPU saves the PC, PSR and the MOD register contents on the interrupt stack and then it transfers control to an exception service procedure.

Details on the operations performed in the various cases by the CPU to enter and exit the exception service procedure are given in the following sections.

It is to be noted that the reset operation is not treated here as an exception, even though, like any exception, is a later the instruction execution sequence. This is bocause the CPU handles reset in a significantly different way than it handles exceptions.

Refer to Section 3.3 for details on the reset operation.

## 3.7.1 Exception Acknowledge Sequence

When an exception is recognized, the CPU goes through three major steps:

### 1) Adjustment of Registers.

Depending on the source of the exception, the CPU may restore and/or adjust the contents of the Program Counter (PC), the Processor Status Program (PSR) and the currently-selectud Stack Pointer (SP). A copy of the PSR is made and the PSR is then set to reflect Supervisor Mode and soluction of the Interrupt Stack.

### 2) Vector Acquisition

A Vector is either obtained from the Data Bus or is supplied by default.

### Service Call

The Vector is used as an index into the interrupt Dispatch Table; whose base address is taken from the CPU Interrupt Base (NTBASE) Register. See Figure 3-18. A 32-bit External Procedure Call is performed using it. The MOD Register (16 bits) and Program Counter (32 bits) are pushed on the interrupt Stack.




FIGURE 3-18. Interrupt Dispatch and Cascade Tables

## 3.0 Functional Description (Continued)

### 3.4.7 On-Chip Bus Cycles

The bus cycles accessing registers of the on-drip FAX Accelerator Module do not involve any off-chip resource, flowever, for observability reasons, the NS32FX16's bus Interface provides all the necessary information in order to allow a dobug or trace device (e.g. ISE) to track an on-chip bus transaction.

An on-chip bus transaction is very similar (timowise) to an off-chip bus transaction. However, the ADS, RD, with, TSO, and DBE outputs are not asserted by the CPU. Instead, the NS32FX16 asserts a special output,

IAS. During write cycles to on chip addresses, the data to be written can be observed on ADO-AD15.

Access to the FAM registers white it is executing a vector operation are delayed (as if the CWAI if input is active). When the FAM finishes the operation, access to the registers proceeds. Those wait states cannot be observed on external pins.

The address on AD0-AD15 and A16-A23 during internal reference is the 24 least significant bits of the addressed internal register address.




FIGURE 3-11 (a). On-Chip Read Cycle

**.** - ·


C15-015

VALE OF TANK

STIVES 1X IN

A18-A23

V, V, V,



A00-A015

읡

VALID

ର୍

FECTED SIGNAL

熏

AVLID

1

\*

Æ

Æ

NEXT ADDR

ğ

힘

Ę

11 00 11

FIGURE 3-11 (b). On-Chip Write Cycle

## 3.6 INSTRUCTION EXECUTION AND STATUS

Status information on three separate pins. These pins differ from STO-ST3 in that they are synchronous to the CPU's internal instruction execution section rather than to its bus interface section. STO), the NSJ2FX16 CPU also presents instruction In addition to the four bits of Bus Cycle status (STO

 $\overline{\text{PFS}}$  (Program Flow Status) is pulsed low as each instruction begins execution. It is intended for

validity during any given bus cycle. See the Timing Specifications in Section 4.

It O (Interlocked Operation) is activated during an SBITI (Set Bit, Interlocked) or CBITI (Clear Bit, Interlocked) accesses performed by the interlocked instructions. multi-processor communication and resource sharing. ICO is guaranteed to be active during the operand Instruction. It is made available to external bus arbitration circuitry in order to allow these instructions to implement the semaphore primitive operations for

The admonstrates of FOO bis on a rycle by cycle basis. Therefore, it is possible to have IEDA active who, an interded above how it is progress. In this care, it is remain by and the interded of instruction continues only after FOO is described.



US originates from the U bit of the Processor Status Register, and indicates whether the CPU is currently running in User or Supervisor mode. Although it is not synchronous to bus cycles, there are guarantees on its debugging purposes.

â

# 3.0 Functional Description (Continued) (HOLD Actnowledge) pina. By asserting HOLD low, an c


external device requests access to the bus. On receipt of HLDA from the CPU, the device may perform bus cycles, as the CPU at this point has set ADO-ADIS. A16-23 and HDE to the TRI-STATE® condition and has switched ADS and DOIN to the Input mode. The CPU now monitors ADS and DOIN from the external device to penetrite the relevant strobe signals (i.e., TSO, DBE, RD or WR). To return control of the bus to the CPU, the device so its HDCD inactive, and the CPU acknowledges return of the bus by setting HDA harchye.

How quickly the CPU releases the bus depends on whether it is idle on the bus at the time the HOLD request is made, as the CPU must always complete the current bus cycle. Figure 3-16 shows the timing sequence when the CPU is idle. In this case, the CPU grants the bus during the immediately following clock

. X cycle. Figure 3-17 shows the sequence if the CPU is using the bus at the time that the HOLD request is made the sequences in the sequences of the cycle shown (two dock cycles before T4), the CPU with clease the bus during the clock cycle following T4. If the request occurs closer to T4, the CPU may already have decided to hitiste enother bus cycle. In that case if will not grant the bus until after the next T4 state. Note that this situation will also occur if the CPU is idle on the bus but has intitated a bus cycle internally.

Mate 1: During DMA cycles the WAIT-2 signals should be hapt leactive, unless they are also monatored by the DMA controller. If well states are required, CWAIT should be

The logic value of the status pins, STO-ST3, is undefined during DIMA activity.



# 3.0 Functional Description (Continued)

## 3.4.8 initiated by Off-Chip DMA Controller

Off-chip DMA Controller requests are handled by the flus Access Control mechanism. When granted with the bus (I'll UA asserted), the DMA Controller issues ADS and DUIN signals to the CPU and drives the address.

data buses. The CPU supports the DMA bus cycle by generating bus control signals as fit). WH, TSO and DBE. As a result, the DMA bus cycles are very similar to the CPU bus cycles. This simplifies the memory system design significantly.




FIGURE 3-12. DMAC Initiated Bus Cycle

٠.-

SYSTEM PLESET SYSTEM SYSTEM FIGURE 3-13(a). System Connection Diagram with the NS32081 FPU FIGURE 3-13(b). System Connection Diagram with the NS32381 FPU N232£ X18 NS2FX16 AD0-AC15 ADQ-AC15 Ę Ç 읽 ۶l 125 쯰 S Ş DATA DUS SABVIVO 16-017 ĝ 00.015 00·D15 510 :: :: ह्री Š 쯰 CIS 212 511 ž ă 찕 510 NOE PS0 PS1 NS32081 ŝ NS32381 PE SERVED RESERVED PESERVEO 18 3 710 ADO-AD15 STOSTO CTIL FIGURE 3-14. Slave Processor Read Cycle 2 副 힔 욁 띪 (") : CPU SAMPLES DATA BUS HERE ŁΕ 14 00 1 Š E S NEXT STATUS

In order to dotermine the type or transfer evening performed. SPC is bidirectional, but is driven by the CPU during all Slave Processor bus cycles. See Section 3.8 for full protocol sequences.

PREV. CYCLE

the SPC pm is used as the data strobe for Slave Processor busing the Data flux (AUD-AUTS), and the status lines STO-ST3 are minimized by the Slave Processo us lines STO-ST3 are minimized by the Slave Processo

.3.4.9 Stave Processor Communication

NI TOYCLE to cycle by one clt leading edge of \$\frac{1}{2}\$. Applies data and ect applies dat

A Slave Processor bus cycle always takes exactly two clock cycles, Inboled TI and TI (soo Figures 3:14 and 5:15). During a Head cycle SIVC is active from the baginning of IT to the beginning of ITA, and the data is sampled at the end of IT. The Cycle Status pins load see cycle by one clock period, and are sampled at the leading edge of SIVC. During a Write cycle, the CPU applies data and activates SIVC at IT, removing SIVC at 14. The Slave Processor latches status on the leading edge of SIVC and latches data on the trailing edge.


egge of SPC and stations detection of PPC and The CPU does not pulse the Address Strobe (ADS) and no bus signals are generated. The ALE signal remains high during the stave cycle. The direction of a transfor is believed by the sequence ("protocol") established by the instruction under execution; but the CPU indicates the direction on the DDIN pin for hardware debugging

A Slave Processor operand is transferred in one of more Slave bus cycles. A lityle operand is translated on the least-significant byte of the Data Bus (AIX)-AIX1, and a Word operand is bransferred on the entire bus. A Doube Word is transferred in a consocutive part of bus cycles, least-significant word first. A Quad Word is transferred in two pairs of Slave cycles, with other bus cycles possibly occurring between them. The

### 3.5 BUS ACCESS CONTROL

word order is from least-significant word to most

The NS32FX16 CPU has the capability of relinquishing its access to the bus upon request from a DMA controller or another CPU. This capability is implemented on the ROLD (Hold Request) and FICDA



3

\$

09/234,427 <u>PATENT</u>

### **EXHIBIT 9**

09/234,427 Supplemental Amendment to Office Action Dated May 31, 2002

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Group Art Unit: 2183

Amos Intrater et al.

Examiner: D. Pan

Appln. No.: 09/234,427

Filed: January 20, 1999

SUPPLEMENTAL AMENDMENT (TO OFFICE ACTION DATED MAY 31, 2002)

For: INTEGRATED DIGITAL SIGNAL

CERTIFICATE OF MAILING

PROCESSOR/GENERAL PURPOSE CPW hereby certify that this correspondence is being deposited with the

WITH SHARED INTERNAL MEMORY United States Postal Service, postage prepaid, in an envelope,

addressed to Box Non-Fee Ama, Commissioner for Patents,

Commissioner for Patents Washington, D.C. 20231

Washington D.C. 20231-9999 on Anaust 28, 2003

Dear Sir:

In response to the Official Action mailed May 31, 2002, please amend the aboveidentified application as follows:

### In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

The claims have been amended to read as follows:

18. (Amended) A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and starting execution of an instruction in response to the GPP loading information into the register, the DSP only executing a single instruction when said information is loaded into the register.

-1-

Atty. Docket No.: 100-14299 (P01469-R1)

27. (Amended) A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and executing an instruction in response to the GPP loading information into the register, the information loaded into the register identifying the instruction, the DSP only executing a single instruction when said information is loaded into the register.

36. (Amended) A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register, executing an instruction in response to the GPP loading information into the register, and retrieving operands required by the instruction from the memory by processing the information loaded into the register, the DSP only executing a single instruction when said information is loaded into the register.

### REMARKS

This is a supplemental amendment to the amendment filed on October 19, 2001. The supplemental amendment includes all of the text from the prior amendment, and addresses the comments noted by the Examiner in the Office Action of May 31, 2002.

Specifically, applicant has underlined the claims presented on pages 1-2 of this amendment to be in conformance with 37 CFR §§1.121(h) and 1.173(d). In addition, applicant hereby submits a hard copy and a microfiche copy of data sheet NS32FX16 labeled as Appendix A. Further, a new 3.73(b) statement, citing reel 6184, frame 0772, and reel 5262, frame 0743, is enclosed.

Reconsideration of the application in view of the above amendments and the following remarks is requested. Claims 2-8 and 18, 27, and 36-39 are in this application. Claims 18, 27, and 36 have been amended. Claims 11-17, 19-26, 28-35, and 40-44 have been cancelled.

The Examiner rejected claims 11, 20, and 29 under 35 U.S.C. §251 as being an improper recapture of subject matter that was surrendered in the application for the patent upon which the present reissue is based. In addition, the Examiner rejected claims 11-17, 19-26, 28-35, and 40-44 under 35 U.S.C. §103(a) as being unpatentable over Parruck et al. (U.S. Patent No. 4,799,144) in view of Akagi et al. (U.S. Patent No. 4,467,414). As noted above, claims 11-17, 19-26, 28-35, and 40-44 have been cancelled.

The Examiner noted that claims 2-8 and 37-39 are allowable over the prior art of record. The Examiner also objected to claims 18, 27, and 36 as being dependent upon a rejected base claim, but noted that the claims would be allowable if amended to include the limitations of the base claim and any intervening claims. Claims 18, 27, and 36 have been amended to be in independent form, and include the limitations of the base claims.

09/234,427 Supplemental Amendment to Office Action Dated May 31, 2002

Thus, for the foregoing reasons, it is submitted that all of the claims are in a condition for allowance. Therefore, the Examiner's early re-examination and reconsideration are respectively requested.

Respectfully submitted,

Dated: 8-28-02

Mark C. Pickering Registration No. 36,239

Attorney for Assignee

P.O. Box 300

Petaluma, CA 94953-0300

Direct Dial Telephone No. (707) 762-5583

Telephone: (707) 762-5500 Facsimile: (707) 762-5504

### APPENDIX

### In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

Please amend the claims as follows:

18. (Amended) [The data processing system of claim 11 wherein] A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and starting execution of an instruction in response to the GPP loading information into the register, the DSP only [executes] executing a single instruction when said information is loaded into the register.

27. (Amended) [The data processing system of claim 20 wherein] A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and executing an instruction in response to the GPP loading information into the register, the information loaded into the register identifying the instruction, the DSP only [executes] executing a single instruction when said information is loaded into the register.

36. (Amended) [The data processing system of claim 29 wherein] A data processing system comprising:

09/234,427 Supplemental Amendment to Office Action Dated May 31, 2002

**PATENT** 

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register, executing an instruction in response to the GPP loading information into the register, and retrieving operands required by the instruction from the memory by processing the information loaded into the register, the DSP only [executes] executing a single instruction when said information is loaded into the register.

09/234,427 PATENT

### **EXHIBIT 10**

### STATEMENT UNDER 37 CFR 3.73(b)

Applicant: Amos Intrater et al.				
Application No.: 09/234,427 Filed:	January 20, 1999			
Entitled: Integrated Digital Signal Processor/General Purpose CPU With Shared Internal Memory				
National Semiconductor Corporation , a corporat	ion			
	ee, e.g., corporation, partnership, university, government agency, etc.)			
states that it is:				
2. an assignee of an undivided part interest				
in the patent application identified above by virtue of either:				
A. (/) An assignment from the inventor(s) of the patent application identified and Trademark Office at Reel	which a copy thereof is attached., and Ree1			
OR $\frac{6184}{}$ , Frame $\frac{0772}{}$ , or for which a copy then	reof is attached.			
B. [ ] A chain of title from the inventor(s), of the patent application identified	above, to the current assignee as shown below:			
1. From: To:				
The document was recorded in the Patent and Trademark Office Reel, or for which a copy to				
2. From:To:				
The document was recorded in the Patent and Trademark Office Reel, or for which a copy to				
From: To: The document was recorded in the Patent and Trademark Office	ce at			
Reel, Frame, or for which a copy thereof is attached.				
[ ] Additional documents in the chain of title are listed on a supple	mental sheet.			
[ ] Copies of assignments or other documents in the chain of title are attach	ed.			
The undersigned (whose title is supplied below) is empowered to sign this sta	atement on behalf of the assignee.			
8/22/02				
Date	Signature			
	John M. Clark, III			
	Typed or printed name			
Sr. Vice President, General Counsel				
	Title			

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amou of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES C COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

### ASSIGNMENT

WHEREAS, VE. AND	S INTRATER, HOSHE DORON.	GIDEON INTRATER and	LEV EPSTEIN, herefr	mafter referred to se
"ASSIGNORS", have inve	ented certain new and use	ful improvements as o	described and set fo	orth in the below-
identified application	for United States Lette	re Patent:		
		• • •		

Date of Execution: 2/21, 2/27, 3/4/90 Filing Date: 1/18/90

WHEREAS, National Semiconductor Corportion, comporation of the State of Delivere, 2000

Semiconductor Drive, Sente Clara, CA 95052-8090 hereinefter referred to as "ASSIGNEE", is desirous of acquiring the entire right, title and interest in the said invention and application and in any Letters Patent which may be granted on the same;

NOW, THEREFORE, TO ALL WHOM IT MAY CONCERN: So it known that, for and in consideration of the sum of One Delter (\$1.00) Lewful money paid to Assignore by Assignee, receipt of which is hereby acknowledged, Assignore has sold, assigned and transferred, and by these presents do sell, assign and transfer unto said Assignee, and Assignee's successors and assigns, all right, title and interest in and to the seld invention, said application for United States Letters Patent, and any Letters Patent which may hereafter be granted on the same in the United States and all countries throughout the world including any divisions, renswels, continuations in whole or in part, substitutions, conversions, reissues, prolongations or extensions thereof, the said interest to be held and enjoyed by said Assignee as fully and exclusively as it would have been held and enjoyed by said Assignors had this assignment and transfer not been made, to the full and and term of any Letters Patent.

Assignors further agree that they will, without charge to said Assignee, but at Assignee's expense, cooperate with Assignee in the prosecution of said application and/or applications, execute, verify, acknowledge and deliver all such further papers, including applications for Letters Patent and for the reissue thereof, and instruments of assignment and transfer thereof, and will perform such other acts as Assignee levicity may request, to obtain or maintain Letters Patent for said invention and improvement in any and all countries, and to yest title thereto in said Assignee, or Assignments successors and assigns.

IN TESTINOMY UNEREOF, Assignor has hereunto signed his name to this essignment on the dates indicated below.

AMOS THERATER

STATE OF

COUNTY OF

Hong Kong

on this 21stday of February, in the year of 1990, before me, the understand notary public, personally appeared the above-named assignor, thoun to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.

Notary Public

OHIN YEE-MAN LIT

HONG KONG

LAME JOUNG

-
P
Q
•
Ì
7
j

IN TESTIMONY UNEREOF, Assignor has hereunto signed his name to this essign STATE OF California COUNTY OF SAUTH in the year of 1990, before me, the undersigned notary and essignor, known to me (or proved to me on the besis of these name is subscribed to the within instrument, and SECRECA DESCRIPCION DE LA COMPOSITION DEL COMPOSITION DE LA COMPOS OPFICIAL SEAL
SHERRY E MICHES
NOTARY NUELC - CALIFORNIA
SANTA CLARA COUNTY
SANTA CLARA COUNTY
Freires Oct. 13, 1950 IN TESTINENT UNEREOF, Assignor has hereunto signed his name to Indicated below. STATE OF ISRAEL COUNTY OF CITY OF HERZLIYA March in the year of 1990 eppeared the above-named rice) to be the person who he executed the same, ... Indicated below. STATE OF ISRARL COUNTY OF CITY OF HERZLIYA on this 4 day of March in the year of 1990 before se, the undersigned no factory evidence) to be the person whose name is subscribed to the within instrument, and

Not.No. 1636

SAMUEL BOL W

RECORDED
PATENT AND TRADEMARK
OFFICE

MAR 1 5 1990

NSE 698



UNITED STATES DEPARTMENT OF COMMERC Patent and Trademark Office ASSISTANT SECRETARY AND COMMISSIONER OF PATENTS AND TRADEMARKS

DATE: 09/01/92
TO:
MICHAEL J. POLLOCK
LIMBACH & LIMBACH
2001 FERRY BUILDING

SAN FRANCISCO, CA 94111

OF PATENTS AND TRADEMARKS Washington, D.C. 20231

RECEIVED

SEP 2 2 1992

UNITED STATES PATENT AND TRADEMARK OFFICE NOTICE OF RECORDATION OF ASSIGNMENT DOCUMENT

LIMBACH & LIMBA

otice of recordation of assignment 1469

THE ENCLOSED DOCUMENT HAS BEEN RECORDED BY THE ASSIGNMENT BRANCH OF THE U.S. PATENT AND TRADEMARK OFFICE. A COMPLETE MICROFILM COPY IS AVAILABLE AT THE U.S. PATENT AND TRADEMARK OFFICE ON THE REEL AND FRAME NUMBER REFERENCED BELOW.

PLEASE REVIEW ALL INFORMATION CONTAINED ON THIS NOTICE. THE INFORMATION CONTAINED ON THIS RECORDATION NOTICE REFLECTS THE DATA PRESENT IN THE PATENT ASSIGNMENT PROCESSING SYSTEM. IF YOU SHOULD FIND ANY ERRORS OR QUESTIONS CONCERNING THIS NOTICE, YOU MAY CONTACT THE EMPLOYEE WHOSE NAME APPEARS ON THIS NOTICE AT 703-308-9723. PLEASE SEND REQUEST FOR CORRECTION TO: U.S. PATENT AND TRADEMARK OFFICE, ASSIGNMENT BRANCH, NORTH TOWER BUILDING, SUITE 10C35, WASHINGTON, D.C. 20231

ASSIGNOR:

DOC DATE: 04/29/92

INTRATER, AMOS

ASSIGNOR:

DORON, MOSHE

DOC DATE: 04/29/92

ASSIGNOR:

INTRATER, GIDEON

DOC DATE: 04/29/92

ASSIGNOR:

EPSTEIN, LEV

DOC DATE: 04/29/92

ASSIGNOR:

GREISS, ISRAEL

DOC DATE: 04/29/92

ASSIGNOR:

VALENTATEN, MAURICE

DOC DATE: 04/29/92

RECORDATION DATE: 07/01/92 NUMBER OF PAGES 004

NUMBER OF PAGES 004 REEL/FRAME 6184/0772

DIGEST : ASSIGNMENT OF ASSIGNORS INTEREST

ASSIGNEE:

NATIONAL SEMICONDUCTOR CORPORATION A CORPORATION OF DELAWARE 2900 SEMICONDUCTOR DIRVE, SANTA CLARA, CA 95052-8090

0002 6184/0772 PAGE

SERIAL NUMBER PATENT NUMBER

7-467148

FILING DATE ISSUE DATE

01/18/90 00/00/00

ASSIGNMENT BRANCH ASSIGNMENT/CERTIFICATION SERVICES DIVISION

467,148

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

AMOS INTRATER ET AL.

07/467,148 Serial No.

Filed: January 18, 1990

For: INTEGRATED DIGITAL

SIGNAL

PROCESSOR/GENERAL PURPOSE CPU WITH SHARED INTERNAL

MEMORY

Group Art Unit: 2302 RECEIVE

D. Pan Examiner:

.นน + ก 199

О

TRANSMITTAL OF ASSICROUP, 230

2001 Ferry Building San Francisco, CA 94111 (415) 433-4150

BOX ASSIGNMENT Honorable Commissioner of Patents and Trademarks Washington, D.C. 20231

sir:

Transmitted herewith is an Assignment for recordation in the above-identified patent application.

Also enclosed herewith is a check in the amount of \$720.00 of which \$40.00 is to cover the assignment recordation fee.

The Commissioner is hereby authorized to charge payment of any fees associated with this communication or credit any overpayment to Deposit Account No. 12-A duplicate copy of this sheet is enclosed. 1420.

By:

Respectfully submitted, LIMBACH & LIMBACH

Dated: June 29, 1992

Michael J. Pollock

Reg. No. 29,098

Attorneys for applicants LIMBACH & LIMBACH 2001 Ferry Building San Francisco, CA 94111

Qur Atty. Docket No.: NSC1-11800

070 AA 07/08/92 07467148

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being d ine United States Postal Service as First Class Mail i. audiassed to: Commissional of Patents and Trade

1 5 Washington, AC 30231(7)

Dated: 06-29-92

### **ASSIGNMENT**

WHEREAS, WE, AMOS INTRATER, MOSHE DORON, GIDEON INTRATER, LEV EPSTEIN, ISRAEL GREISS, and
MAURICE VALENTATEN, hereinefter referred to as "ASSIGNORS", have invented certain new and useful
improvemente as described and set forth in the below-identified application for United States Letters

Title of Invention: INTEGRATED DIGITAL BIGNAL PROCESSOR/GENERAL PURPOSE CPU WITH SHARED INTERNAL POPORY

Date of Execution: April 29, 1992 Filing Date: January 18, 1990

Serial No.: 07/467,148;

WHEREAS, National Semiconductor Corporation, a corporation of the State of Delaware, 2900

Semiconductor Drive, Santa Clara, CA 95052-8090, hereinafter referred to as "ASSIGNEE", is desirous of acquiring the entire right, title and interest in the said invention and application and in any Letters Patent which may be granted on the same;

NOW, THEREFORE, TO ALL WHOM IT HAY CONCERN: Be it known that, for and in consideration of the sum of One Dollar (\$1.00) lawful money paid to Assignors by Assignee, receipt of which is hereby acknowledged, Assignors has sold, assigned and transferred, and by these presents do sell, assign and transfer unto said Assignee, and Assignee's successors and assigns, all right, title and interest in and to the said invention, said application for United States Letters Patent, and any Letters Patent which may hereafter be granted on the same in the United States and all countries throughout the world including any divisions, renewals, continuations in whole or in part, substitutions, conversions, reissues, prolongations or extensions thereof, the said interest to be held and enjoyed by said Assignee as fully and exclusively as it would have been held and enjoyed by said Assignors had this assignment and transfer not been made, to the full end and term of any Letters Patent.

Assignors further agree that they will, without charge to said Assignee, but at Assignee's expense, cooperate with Assignee in the prosecution of said application and/or applications, execute, verify, acknowledge and deliver all such further papers, including applications for Letters Patent and for the reissue thereof, and instruments of assignment and transfer thereof, and will perform such other acts as Assignee lawfully may request, to obtain or maintain Letters Patent for said invention and improvement in any and all countries, and to vest title thereto in said Assignee, or Assignee's successors and assigns.

IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated

1. Intrater

1. Kul

STATE OF ISRAEL ; county of TEL AVIV;

On this 29 day of April , in the year of 1992, before me, the undersigned notery public, personally appeared the above named essignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.

Samuel Kol



	' IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.'
•	AC-+73 (S
	HOSHE DORON
•	STATE OF ISRAEL
	COUNTY OF TEL AVIV
	On this 29 day of ADF11, in the year of 1992, before me, the undersigned notary public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.
	last
	Samuel Kol
	TO HOTE
•	IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.
	I to to City
	Saltrate Cide GIDEON INTRATER
	STATE OF ISRABL ; COUNTY OF TELL AVIV ; **.
	On this 29 day of April , in the year of 1992, before me, the undersigned notary public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.
	Samuel Kol
	IN TESTIMONY WHEREOF, Assignor has hereun
	to signed his name to this assignment on the dates indicated below.  LEV EPSTEIN
	COUNTY OF TEL AVIV }
;	On this 29 day of April , in the year of 1992, before me, the undersigned notery public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.
	טרי.  Notary Public Samuel Kol
	SAMUEL KOL
•	

IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.

STATE OF ISRAEL

COUNTY OF TEL AVIV

Solution of the above-named assignor, known to me for proved to me on the basis of sections and the same of the

PATERI & TUNNIFHARK OFFICE

JUL -1 92

שמואל קול

Notery Public

Samuel Kol

09/234,427 <u>PATENT</u>

### **EXHIBIT 11**

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Reissue Patent Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL PROCESSOR/GENERAL PURPOSE CPU

WITH SHARED INTERNAL MEMORY

Group Art Unit: 2183

Examiner: D. Pan

REQUEST TO ENTER SUPPLEMENTAL AMENDMENT FILED SEPTEMBER 9, 2002

Commissioner for Patents Washington, D.C. 20231

### Dear Sir:

- 1. On August 28, 2002, applicants' attorney filed a Supplemental Amendment (copy attached as Exhibit A) responding to the Office Action mailed May 31, 2002 (Paper No. 6). Included with the Supplemental Amendment was a hard copy of a data sheet labeled Appendix A (copy attached as Exhibit B), a microfiche of the data sheet labeled Appendix A (copy attached as Exhibit C), a 3.73(b) statement executed by John M. Clark, III with copies of assignments referred to in the 3.73(b) statement as recorded in the U.S. Patent and Trademark Office at Reel 5262, Frame 0743 and Reel 6184, Frame 0772 (copies attached as Exhibit D), a transmittal form with an executed certificate of mailing directed to Box Non-Fee Amendment (copy attached as Exhibit E), and a return receipt postcard (copy attached as Exhibit F).
  - 2. On September 9, 2002, applicants' attorney received the return receipt postcard showing receipt by U.S. Patent and Trademark Office on September 3, 2002 (copy attached as Exhibit G).

3. On January 13, 2003, Examiner Daniel Pan called to report that he had conducted a search for the Supplemental Amendment, but that the Supplemental Amendment had not been found. Examiner Pan advised applicants' attorney to resubmit all documents. As a result, applicant hereby resubmits the Supplemental Amendment and supporting documents.

By:\_

Dated: 1-29-03

Mark C. Pickering

Respectfully submitted

Registration No. 36,239 Attorney for Assignee

30 Fifth Street, Suite 200

P.O. Box 300

Petaluma, CA 94953-0300

Direct Dial Telephone No. (707) 762-5583

Telephone: (707) 762-5500 Facsimile: (707) 762-5504

Customer No. 33402

### **EXHIBIT A**

09/234,427 Supplemental Amendment to Office Action Dated May 31, 2002

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL

WITH SHARED INTERNAL MEMORY

Group Art Unit: 2183

Examiner: D. Pan

SUPPLEMENTAL AMENDMENT (TO OFFICE ACTION DATED MAY 31, 2002)

**CERTIFICATE OF MAILING** 

PROCESSOR/GENERAL PURPOSE CPW hereby certify that this correspondence is being deposited with the United States Postal Service, postage prepaid, in an envelope,

addressed to box Non-FEC Ama, Commissioner for Patents,

Washington D.C. 20231-9999 on August, 28, 2002

08-28-02

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

In response to the Official Action mailed May 31, 2002, please amend the aboveidentified application as follows:

### In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

The claims have been amended to read as follows:

A data processing system comprising: (Amended) 18.


a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and starting execution of an instruction in response to the GPP loading information into the register, the DSP only executing a single instruction when said information is loaded into the register.

### EXHIBIT B





ADVANCED INFORMATION

1990 אינייים

+ And

17.

NS32FX16-15/NS32FX16-25/NS32FX16-25 High Performance FAX Processor

### General Description

the NS32CG16 compatible CPU Core, a 384-Byte Memory Array, a FAX Accelerator Module and a Bus and 7200 bps), V.27 (4500 bps and 2400 bps), and V.21. The NS32FX15 incorporates four main modules: NS32FX16 can execute, in real time, V.29 (9600 bps required for a stand-sione FAX system, a PC add-in FAX/Data modem card or a Laser/FAX system. The performs all the computations and control functions Modems, Voice Mail systems and Laser Printers. It Group 2 and Group 3 Facsimile applications, Data Embedded System Processor e that is optimized for The NS32FX16 is a high-performance 32-bit

The CPU Core incorporates a full 32-bit ALU and 32-bit internal data bus. This processor also supports a 16-bit external data. Mbyte linear address space, a 16-bit external data. Interface Unit.


operations on complex variables and is optimized for Modern applications. It is designed to enhance bus and an 8 byte prefetch queue. The FAX Accelerator Module (FAM) executes vector (DSP) primitives while preserving the CPU cores performance on modern Digital Signal Processing

> operations can be used to efficiently implement FIR filters and other DSP primitives.

this module via a set of memory mapped registers. The Bus. It is treated as a memory mapped I/O device. order to save bus bandwidth, the FAM stores the module reduces the load of the main processor occupying a reserved memory space. The CPU controls resource and is usable by both the FAM and the CPU coefficients of the various filters in an internal 384-byte fetching operands using its own address generator. In The FAM is attached to the CPU core via the internal VO Memory Array. The 384-byte Memory Array is a shared

Besides the highly efficient architecture and addition of the FAM, the NS32FX16 supports all NS32CG16 instructions including (1) PPI operations and other special graphic institutions. These graphic enhancements can be used to support postscript = applications such as printers and passet. NS32CG16 Instructions including Official including Official instructions including Official including offici FAX machines. \$ \$

Leaded Chip Carrier (PLCC) package The microprocessor is packed in a 68-pin Plastic



Features

- 32 bit architecture and implementation
- Special support for graphics applications On-chip FAX Accelerator Module for DSP support 16. Mbyto linear addressing space
- Interface to an external BilOLT processing units Efficient Ionis & pattern handling for hist color Billil T operations 18 graphics instructions

H ) (Appel Cadwall Said Presid Dis 11 ) (5) 1 m (Said Dis

Hostocous to a construent of Adula System Int

384-byte on-chip IVAM array

- Double-metal CMOS technology 68 pin PLCC packago On-chip clock generator
  - Operating frequency 15, 20, and 25 M8 tz Binary compatible with the Series 32000 family Floating point support via the NS32081 or the Power save mode NS32301

### **EXHIBIT C**

### **EXHIBIT D**

PTO/SB/96 (2-98)
Approved for use through 09/30/2000. OMB 0651-0031
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

### STATEMENT UNDER 37 CFR 3.73(b)

pplicant: Amos Intrater et al.	
pplication No.: 09/234,427	Filed: <u>January 20, 1999</u>
ntitled: Integrated Digital Signal Processor/General F	Purpose CPU With Shared Internal Memory
National Semiconductor Corporation, a	corporation
(Name of Assignee)	(Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)
states that it is:	
the assignee of the entire right, title, and interes	t; or
2. an assignee of an undivided part interest	•
in the patent application identified above by virtue of eith	
Dool 5404 Frame	ition identified above. The assignment was recorded in the Patent 0743, or for which a copy thereof is attached., and Reel
OR $\frac{6184}{}$ , Frame $\frac{0772}{}$ , or for which a $\frac{6}{}$	copy thereof is attached.
B. [ ] A chain of title from the inventor(s), of the patent applica	
1. From: to the Detect and T	To:
The document was recorded in the Patent and To	which a copy thereof is attached.
2. From:	To:
The document was recorded in the Patent and T Reel, Frame, or for	rademark Office at
	To:
5. Flori.	rademark Office at
Reel, Frame, or for	which a copy thereof is attached.
[ ] Additional documents in the chain of title are list	ted on a supplemental sheet.
` .	
[ ] Copies of assignments or other documents in the chain of	f title are attached.
( ) copies of accignments of a	
The undersigned (whose title is supplied below) is empowere	d to sign this statement on behalf of the assignee.
/ /	
8/22/62	Signature
, Date	John M. Clark, III
	Typed or printed name
	Sr. Vice President, General Counsel
	Title

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the am of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

### **EXHIBIT E**

PTO/SB/21 (08-00)

Please type a plus sign (+) inside this box -> [+]

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control

TRANSMITTAL FORM (to be used for all correspondence after initial filing)		Applic	ation Number	09/234,427
		Filing	Date	January 20, 1999
		First I	Named Inventor	Amos Intrater et al.
		Group	Art Unit	2183
		Exami	ner Name	D. Pan
Total Number of Pages in This Submiss	ion 8	Attorn	ey Docket Number	100-14299 (P01469-R1)
	ENCL	OSURES	(check all that apply)	
Fee Transmittal Form	Assign	Assignment Papers (for an Application)		After Allowance Communication to Group
Fee Attached	☐ Drawin	☐ Drawing(s)		Appeal Communication to Board of Appeals and Interferences
Supplemental Amendment/Response to Paper N 6	o. Licens	Licensing-related Papers		Appeal Communication to Group (Appeal Notice, Brief, Reply Brief)
After Final (Response)	and Ad	Petition Routing Slip (PTO/SB/69) and Accompanying Petition		Proprietary Information
Affidavits/declaration(s)		n to Conv ional App		Status Inquiry
Extension of Time Request	Power Chang	Power of Attorney, Revocation Change of Correspondence Address		Other Enclosure(s) (please identify below):
Express Abandonment Request		☐ Terminal Disclaimer ☐ Request for Refund		Return Receipt Postcard Certificate of Mailing Microfiche data sheet labeled
☐ Information Disclosure Statement	CD, N	CD, Number of CD(s)		Appendix A  Hard copy of data sheet labeled  Appendix A  3.73 (b) statement (with copies of assignments)
Certified Copy of Priority Document(s)	ent(s)   Remarks   Deposit Account !		Please charge any ne Deposit Account No. transmittal is attache	scessary fees or credit overpayment to 502305. A duplicate copy of this
Response to Missing Parts/ Incomplete Application				
Response to Missing Parts under 37 CFR 1.52 or 1.53				
SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT				
Firm or Individual name  Mark C. Pickering, Reg. No. 36,239				
Signature hull, bull				
Date August 28, 200	2		7	
CERTIFICATE OF MAILING				
I hereby certify that this correspondent addressed to: Box Non-Fee Amendment	ce is being depo ent,.Commission	sited with ner for Pa	the United States Post tents, Washington, D.C.	al Service as first class mail in an envelope 20231 on this date: August 28, 2002

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be send to the Chief Information Officer; U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Robin L. King

Typed or printed name

EXHIBIT F

U.S. DEPARTMENT OF COMMERCE PATENT OFFICE WASHINGTON, D.C. 20231



Law Offices of Mark C. Pickering P.O. Box 300 Petaluma, CA 94953-0300

Patent Appin. No. 09/234, 427 In the Matter of the Application of: Amos Introduction Title: Integrated Digital Signal Date Mailed: 08-28-02 The following has been received in the U.S. Patent and Trademark Of	
Transmittal Letter Patent Application	Request For:  Status Inquiry  Certificate of Mailing  Express Mail Certificate No.  Certificate under §3.73(b) (Copies of Assignment)  Certificate of Correction (PTO Form 1050)  Issue Fee Transmittal  Fee Transmittal  Petition for  Other: Microfiche Copy of  Data Sheet labeled Hoperdix A  Hard Copy of Infasheet  Labeled Hoperdix A

09/234,427 Request to Enter Supplemental Amendment filed September 9, 2002

## **EXHIBIT G**



Patent Appin. No. 09/234, 427 In the Matter of the Application of: Amos Intrate Title: Integrated Digital Signa Date Mailed: 08-28-02	eNo. 100-14299 By: MCP  or et al.  1 Doncessor/General
The following has been received in the U.S. Patent and Trademark Office  Transmittal Letter	Due Date: 08-31-02 ce on the date stamped hereon:  Request For: Status Inquiry
Patent Application	Certificate of Mailing Express Mail Certificate No Certificate under §3.73(b) Copies of Assignment's Certificate of Correction (PTO Form 1050) Issue Fee Transmittal Fee Transmittal Petition for
Information Disclosure Statement, PTO-1449 WHINES.  Check S  Amendment/Response To Paper No. 6  Request for Extension of Time (months)(patent)  Terminal Disclaimer  Notice of Appeal	Volher: Microfiche Copy of Datasheet labeled Appendix A V Hard Copy of Datasheet Labeled Appendix A
Appeal Brief (in triplicate) Letter to Official Draftsperson Maintenance Fee Transmittal Non Publishing Request	

09/234,427 <u>PATENT</u>

## **EXHIBIT 12**



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO. CONFIRMATION NO.		
09/234,427	01/20/1999	AMOS INTRATER	NSC8 8400 100 - 14299		
33402 7	590 02/05/2003				
LAW OFFIC	LAW OFFICES OF MARK C. PICKERING		EXAMINER		
P.O. BOX 300			PAN, DANIEL H		
PETALUMA,	CA 94953				
		ושבוטולוועולוה	ART UNIT	PAPER NUMBER	
		ווי	2183		
		N FEB 1 0 2003	2003 DATE MAILED: 02/05/2003		
•		1 20 1 0 2003	DATE MAILED: 02/03/200	3	
				*	

Please find below and/or attached an Office communication concerning this application or proceeding.




Interview Summary	Application No. 09/234,427	Applicant(s)	Intrater	et al.
	Examiner	i	Art Unit 2183	
All participants (applicant, applicant's representative, PTO	personnel):			
(1) <i>Pan</i>	(3)			
(2) Robin King				
Date of Interview Feb 3, 2003				
Type: a) ⊠ Telephonic b) □ Video Conference c) □ Personal (copy is given to 1) □ applicant	2) applicant's re	presentative	<b>ə</b> ]	
Exhibit shown or demonstration conducted: d)   Yes	e) 🖾 No. If yes, bi	rief descript	ion:	
Claim(s) discussed: None  Identification of prior art discussed: none				
Agreement with respect to the claims f) was reached substance of Interview including description of the general any other comments:  The copy of the Supplemental Amendment and a microtive wrapper, and there is not official entry of the paper on the Therefore, applicant is suggested to file a backup copy of Official Receipt, if any, so the paper and the microfiche of and the microfiche have been received on Feb. 03, 2003 the paper and the microfiche by examiner on the same decourse.	al nature of what was fiche filed on August a e file record in the Pa of the Supplemental A can be entered. The ba 3 by handcarry, and a	agreed to i 28,2002 co ALM. Appa mendment a ackup copy pplicant has	f an agreemer nuld not be for rently, the pa and the micros of the Supple to been notified	und in the file per is missing. fiche with the mntal Amendment the receipt of
(A fuller description, if necessary, and a copy of the ame allowable, if available, must be attached. Also, where no available, a summary thereof must be attached.)  i) It is not necessary for applicant to provide a sep Jnless the paragraph above has been checked, THE FOR NCLUDE THE SUBSTANCE OF THE INTERVIEW. (See Malready been filed, APPLICANT IS GIVEN ONE MONTH FISUBSTANCE OF THE INTERVIEW. See Summary of Rec	o copy of the amendmental parate record of the sum of the SUMAL WRITTEN REPLY (IPEP section 713.04). ROM THIS INTERVIEW	nents that wonderstance of Y TO THE LAD IT & TO THE LAD IT & TO THE TO WONDERSTOOM TO THE TO	the interview AST OFFICE A to the last Off FILE A STAT	ne claims allowable is (if box is checked). ACTION MUST ice action has EMENT OF THE

Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.

Examiner's signature, if required

09/234,427 <u>PATENT</u>

### **EXHIBIT 13**



wa zollamilicher Bahandi Production of the production o IPZ Frank - - Flugt



US

ES Form 2865, February 1997 AVIS de réception COOT (OIG CS) igliese) dimine, entrol asenbbs entraticalism de sefelomos gebres entratical de la sefelomos debres entratical An remplir par l'evner et l'ever de la completa de

(Registered, Insured, Recorded Delivery, Express Ma Heturn Receipt for International M

upanud Inayoyaan siva'i

iqiacan ub endmiT

nowy and

09/234,427 <u>PATENT</u>

## **EXHIBIT 14**



Yahoo! - Email - Addres

Welcome, Guest User

Create My Li

## Yahoo! People Search

Sorry, no people match the email search criteria you entered.

#### We recommend 3 options:

- 1. Try your search again (see tips below)
- 2. Find Maurice Valentaten at Yahoo! Search
- 3. (see box at right)

#### Search tips:

- Check for correct spelling in all search fields including City and State abbreviation.
- Broaden your search by using fewer search fields.
- Use the wildcard character ("\*"). For example typing "D\*" as your first name search criteria will return people whose first names begin with "D".

It is also possible that the person you are looking for does not have a email listing in Yahoo! People Search.

Copyright © 2003 Yahoo! Inc. All rights reserved. Privacy Policy - Terms of Service - Copyright Policy

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

# IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.